• Title/Summary/Keyword: BCD

Search Result 133, Processing Time 0.026 seconds

High Voltage Driver IC for LCD/PDP TV Power Supply (LCD/PDP TV 전원장치용 고전압 구동 IC)

  • Song, Ki-Nam;Lee, Yong-An;Kim, Hyoung-Woo;Kim, Ki-Hyun;Seo, Kil-Soo;Han, Seok-Bung
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2009.06a
    • /
    • pp.11-12
    • /
    • 2009
  • In this paper, we propose a high voltage driver IC(HVIC) for LCD and PDP TV power supply. The proposed circuit is included novel a shoot-through protection and a pulse generation circuit for the high voltage driver IC. The proposed circuit has lower variation of dead time and pulse-width about a variation of a process and a supply voltage than a conventional circuit. Especially, the proposed circuit has more excellent pulse-width matching of set and reset signals than the conventional circuit. Also the proposed pulse generation circuit prevent from fault operations using a logic gate. Dead time and pulse-width of the proposed circuit are typical 250 ns, and its variation is maximum 170 ns(68 %) about a variation of a process and a supply voltage. The proposed circuit is designed using $1\;{\mu}m$ 650 V BCD process parameter, and a simulation is carried out using Spectre.

  • PDF

High-Speed Dynamic Decimal Adder Design (고속 다이나믹 십진 가산기 설계)

  • You, Young-Gap;Kim, Yong-Dae;Choi, Jong-Hwa
    • Journal of the Institute of Electronics Engineers of Korea CI
    • /
    • v.43 no.6 s.312
    • /
    • pp.10-16
    • /
    • 2006
  • This paper proposed a carry lookahead (CLA) circuitry design. It was based on dynamic circuit aiming at delay reduction in an addition of BCD coded decimal numbers. The performance of these decimal adders is analyzed demonstrating their speed improvement. Timing simulation on the proposed decimal addition circuit employing $0.18{\mu}m$ CMOS technology yielded the worst-case delay of 0.83 ns at 16-digit. The proposed scheme showed a speed improvement compared to several schemes for decimal addition.

ISM Properties and Star Formation Activities in IC 10 : 2D Cross Correlation Analysis of Multi-wavelength data

  • Kim, Seongjoong;Lee, Bumhyun;Oh, Se-Heon;Chung, Aeree;Rey, Soo-Chang;Jung, Teahyun;Kang, Miju
    • The Bulletin of The Korean Astronomical Society
    • /
    • v.40 no.2
    • /
    • pp.31.3-32
    • /
    • 2015
  • We present the physical properties of star forming regions in IC 10 obtained from Korea VLBI Network (KVN) 22GHz, the Submillimeter Array (SMA) CO, Very Large Array (VLA) HI 21cm, optical (U, B, V and H-alpha), and Spitzer infrared observations. IC 10 is a nearby (~0.7Mpc) irregular blue compact dwarf (BCD) galaxy which is likely to be experiencing an intense and recent burst of star formation. This nearby infant system showing high star formation rate but low metallicity (<20% of that of the Sun) provides critical environment of interstellar medium (ISM) under which current galactic star formation models are challenged. To make quantitative analysis of the ISM in the galaxy, we apply 2D cross-correlation technique to the multi-wavelength data for the first time. By cross-correlating different tracers of star formation, dust and gas phases in IC 10 in a two dimensional way, we discuss the gas properties and star formation history of the galaxy.

  • PDF

Current Sensing Circuit of MOSFET Switch for Boost Converter (부스터 변환기를 위한 MOSFET 스위치 전류 감지 회로)

  • Min, Jun-Sik;No, Bo-Mi;Kim, Eui-Jin;Lee, Chan-Soo;Kim, Yeong-Seuk
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.23 no.9
    • /
    • pp.667-670
    • /
    • 2010
  • In this paper, a high voltage current sensing circuit for boost converter is designed and verified by Cadence SPECTRE simulations. The current mirror pair, power and sensing metal-oxide semiconductor field effect transistors (MOSFETs) with size ratio of K, is used in our on-chip current sensing circuit. Very low drain voltages of the current mirror pair should be matched to give accurate current sensing, so a folded-cascode opamp with a PMOS input pair is used in our design. A high voltage high side lateral-diffused MOS transistor (LDMOST) switch is used between the current sensing circuit and power MOSFET to protect the current sensing circuit from the high output voltage. Simulation results using 0.35 ${\mu}m$ BCD process show that current sensing is accurate and the pulse frequency modulation (PFM) boost converter using the proposed current sensing circuit satisfies with the specifications.

Design of an Active Current Regulator for LED Driver IC (LED 구동 IC를 위한 능동 전류 조절기의 설계)

  • Yun, Seong-Jin;Oh, Tak-Jun;Jo, A-Ra;Ki, Seok-Lip;Hwang, In-Chul
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.61 no.4
    • /
    • pp.612-616
    • /
    • 2012
  • This paper presents an active current regulator for LED driver IC. The proposed driver circuit is consists of DC-DC converter for supplying constant DC voltage to LED, active current regulator for compensating channel-to-channel current error from LED strings and feedback circuit for controlling duty ratio of the converter. The proposed active current regulator senses current of LED channels by equalizing both $V_{DS}$ and $V_{GS}$ at LED current control transistor. Because the proposed circuit directly measures the LED channel current without a sensing resistor and regulates all channel with same regulation loop, the power consumption and the current error are much small compared with previous works. The measured maximum efficiency of overall LED driver IC is approximately 94% and current error of LED channel-to-channel is under ${\pm}1.3%$. The proposed LED driver IC is fabricated Dongbu 0.35um BCD process.

A Multi-wavelength Study of a Pair of Interacting BCDs: ESO 435-IG20 and ESO 435-IG16

  • Kim, Jinhyub;Chung, Aeree;Sung, Eon-Chang;Staveley-Smtih, Lister
    • The Bulletin of The Korean Astronomical Society
    • /
    • v.39 no.2
    • /
    • pp.49-49
    • /
    • 2014
  • Blue Compact Dwarf galaxies (BCDs) are low-mass galaxies with recently enhanced star formation activity. Since the discovery of old stellar population in the BCDs, a number of hypotheses have been suggested as the origin of the current active star formation. One theory is tidal interactions such as fly-by and merger. In this study we test this hypothesis using a pair of BCDs, ESO 435-IG20 and ESO 435-IG16 that are separate by only ~80 kpc in projection at a similar redshift (at a ~9 Mpc distance). In the HIPASS survey, intergalactic atomic hydrogen envelope has been found to be covering both galaxies, making the pair a good candidate for the case where the star formation has been triggered by tidal interaction. We probe the gas morphology and kinematics of the BCD pair using ATCA HI data in order to find the evidence of tidal interaction. We also estimate star formation rates in the pair based on Ha emission and UV continuum, and compare with other dwarf galaxies to investigate how responsible the tidal interaction is for the enhanced star formation in this case.

  • PDF

A High-Voltage Current-Sensing Circuit for LED Driver IC (LED Driver IC를 위한 고전압 전류감지 회로 설계)

  • Min, Jun-Sik;No, Bo-Mi;Kim, Yeo-Jin;Kim, Yeong-Seuk
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2010.06a
    • /
    • pp.14-14
    • /
    • 2010
  • A high voltage current sensing circuit for LED driver IC is designed and verfied by Cadence SPECTRE simulations. The current mirror pair, power and sensing MOSFETs with size ratio of K, is used in our on-chip current sensing circuit. Very low drain voltages of the current mirror pair should be matched to give accurate current sensing, so a folded-cascode opamp with a PMOS input pair is used in our design. A high voltage high side LDMOST switch is used between the current sensing circuit and power MOSFET to protect the current sensing circuit from the high output voltage. Simulation results using 0.35um BCD process show that current sensing is accurate with properly frequency compensated opamp.

  • PDF

Design of the Driver IC for 500 V Half-bridge Converter using Single Ended Level Shifter with Large Noise Immunity (잡음 내성이 큰 단일 출력 레벨 쉬프터를 이용한 500 V 하프브리지 컨버터용 구동 IC 설계)

  • Park, Hyun-Il;Song, Ki-Nam;Lee, Yong-An;Kim, Hyoung-Woo;Kim, Ki-Hyun;Seo, Kil-Soo;Han, Seok-Bung
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.21 no.8
    • /
    • pp.719-726
    • /
    • 2008
  • In this paper, we designed driving IC for 500 V resonant half-bridge type power converter, In this single-ended level shifter, chip area and power dissipation was decreased by 50% and 23.5% each compared to the conventional dual-ended level shifter. Also, this newly designed circuit solved the biggest problem of conventional flip-flop type level shifter in which the power MOSFET were turned on simultaneously due to the large dv/dt noise. The proposed high side level shifter included switching noise protection circuit and schmmit trigger to minimize the effect of displacement current flowing through LDMOS of level shifter when power MOSFET is operating. The designing process was proved reasonable by conducting Spectre and PSpice simulation on this circuit using 1${\mu}m$ BCD process parameter.

Molecular Mechanism of Copper Resistance in Pseudomonas syringae pv. tomato.

  • Cha, Jae-Soon;Donald A. Cooksey
    • Proceedings of the Korean Society of Plant Pathology Conference
    • /
    • 1995.06b
    • /
    • pp.97-117
    • /
    • 1995
  • Copper resistance in Pseudomonas syringae pv. tomato is determined by copper-resistance operon (cop) on a highly conserved 35 kilobase plasmid. Copper-resistant strains of Pseudomonas syringae containing the cop operon accumulate copper and develop blue clonies on copper-containing media. The protein products of the copper-resistance operon were characterized to provide an understanding of the copper-resistance mechanism and its relationship to copper accumulation. The Cop proteins CopA (72 kDa), CopB (39 kDa), and CopC (12 kDa) were produced only under copper induction. CopA and CopC were periplasmic proteins and CopB was an outer membrane protein. Leader peptide sequences of CopA, CopB, and CopC were confirmed by amino-terminal peptide sequencing. CopA, CopB, and CopC were purified from strain PT23.2, and their copper contents were determined. One molecule of CopA bound 10.9${\pm}$1.2 atoms of copper and one molecule of CopC bound 0.6${\pm}$0.1 atom of copper. P. syringae cells containing copCD or copBCD cloned behind the lac promoter were hypersensitive to copper. The CopD (32 kDa), a probable inner membrane protein, function in copper uptake with CopC. The Cop proteins apparently mediate sequestration of copper outside of the cytoplasm as a copper-resistance mechanism.

  • PDF

Design of a High-Precision Constant Current AC-DC Converter with Inductance Compensation

  • Chang, Changyuan;Xu, Yang;Bian, Bin;Chen, Yao;Hu, Junjie
    • Journal of Power Electronics
    • /
    • v.16 no.3
    • /
    • pp.840-848
    • /
    • 2016
  • A primary-side regulation AC-DC converter operating in the PFM (Pulse Frequency Modulation) mode with a high precision output current is designed, which applies a novel inductance compensation technique to improve the precision of the output current, which reduces the bad impact of the large tolerance of the transformer primary side inductance in the same batch. In this paper, the output current is regulated by the OSC charging current, which is controlled by a CC (constant current) controller. Meanwhile, for different primary inductors, the inductance compensation module adjusts the OSC charging current finely to improve the accuracy of the output current. The operation principle and design of the CC controller and the inductance compensation module are analyzed and illustrated herein. The control chip is implemented based on a TSMC 0.35μm 5V/40V BCD process, and a 12V/1.1A prototype has been built to verify the proposed control method. The deviation of the output current is within ±3% and the variation of the output current is less than 1% when the inductances of the primary windings vary by 10%.