• Title/Summary/Keyword: 4-level converter

Search Result 130, Processing Time 0.024 seconds

Noise Automatic Gain Control to Stabilize Radar Performance (레이다 성능 안정화를 위한 잡음 AGC)

  • Kim, Kwan-Sung
    • Journal of the Korea Institute of Military Science and Technology
    • /
    • v.10 no.4
    • /
    • pp.132-137
    • /
    • 2007
  • The dynamic range of the radar which uses digital signal processors is limited by ADC(Analog-to-Digital Converter). That parameter and ADC loss depend on the noise level of radar receiver. In order to stabilize the performance of radar systems, it is necessary to maintain the noise level constantly. This paper presents the noise AGC(Automatic Gain Control) concept that can keep the noise level constantly and proves that the concept is acceptable through the hardware test and evaluation.

A Real-Time Method for the Diagnosis of Multiple Switch Faults in NPC Inverters Based on Output Currents Analysis

  • Abadi, Mohsen Bandar;Mendes, Andre M.S.;Cruz, Sergio M.A.
    • Journal of Power Electronics
    • /
    • v.16 no.4
    • /
    • pp.1415-1425
    • /
    • 2016
  • This paper presents a new approach for fault diagnosis in three-level neutral point clamped inverters. The proposed method is based on the average values of the positive and negative parts of normalized output currents. This method is capable of detecting and locating multiple open-circuit faults in the controlled power switches of converters in half of a fundamental period of those currents. The implementation of this diagnostic approach only requires two output currents of the inverter. Therefore, no additional sensors are needed other than the ones already used by the control system of a drive based on this type of converter. Moreover, through the normalization of currents, the diagnosis is independent of the load level of the converter. The performance and effectiveness of the proposed diagnostic technique are validated by experimental results obtained under steady-state and transient conditions.

Implementation of Multilevel Boost DC-Link Cascade based Reversing Voltage Inverter for Low THD Operation

  • Rao, S. Nagaraja;Kumar, D.V. Ashok;Babu, Ch. Sai
    • Journal of Electrical Engineering and Technology
    • /
    • v.13 no.4
    • /
    • pp.1528-1538
    • /
    • 2018
  • In this paper, configuration of $1-{\phi}$ seven-level boost DC-link cascade based reversing voltage multilevel inverter (BDCLCRV MLI) is proposed for uninterrupted power supply (UPS) applications. It consists of three level boost converter, level generation unit and full bridge circuit for polarity generation. When compared with conventional boost cascaded H-bridge MLI configurations, the proposed system results in reduction of DC sources, reduced power switches and gate drive requirements. Inverter switching is accomplished by providing appropriate switching angles that is generated by any optimization switching angle techniques. Here, round modulation control (RMC) method is taken as the optimization method and switching angles are derived and the same is compared with various switching angles methods i.e., equal-phase (EP) method, and half-equal-phase (HEP) method which results in improved quality of obtained AC power with lowest total harmonic distortion (THD). Reduction in DC sources and switch count makes the system more cost effective. A simulation and prototype model of $1-{\phi}$ seven-level BDCLCRV MLI system is developed and its performance is analyzed for various operating conditions.

A Wind Turbine Simulator for Doubly-Fed Induction-type Generator with Automatic Operation Mode Change during Wind Speed Variation (가변 풍속시 운전모드 절환을 고려한 이중여자 유도형 풍력발전기의 시뮬레이터)

  • Song, Seung-Ho;Sim, Dong-Joon;Jeong, Byoung-Chang
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.11 no.4
    • /
    • pp.349-360
    • /
    • 2006
  • Controller for doubly-fed induction-type wind generation system should be designed with mechanical power on blade. The controller in this paper consists of upper level controller and lower level controller. The upper level controller determines operating modes according to mechanical input power and calculates proper reference values. There are 4 operating modes - minimum speed control, variable torque control, torque limit control and idle mode. The lower level controller performs current regulated PWM control of rotor-side converter and grid-side inverter. A wind turbine simulator is implemented using doubly-fed induction-type generator and DSP based back-to-back converter to verify the performance of designed controller experimentally.

The efficient DC-link voltage design of the Type 4 wind turbine that satisfies HVRT function requirements (HVRT 기능 요구조건을 만족하는 Type 4 풍력 발전기의 효율적인 직류단 전압 설계)

  • Baek, Seung-Hyuk;Kim, Sungmin
    • Journal of IKEEE
    • /
    • v.25 no.2
    • /
    • pp.399-407
    • /
    • 2021
  • This paper proposes the DC-link voltage design method of Type 4 wind turbine that minimizes power loss and satisfies the High Voltage Ride Through(HVRT) function requirements of the transmission system operator. The Type 4 wind turbine used for large-capacity offshore wind turbine consists of the Back-to-Back converter in which the converter linked to the power grid and the inverter linked to the wind turbine share the DC-link. When the grid high voltage fault occurs in the Type 4 wind turbine, if the DC-link voltage is insufficient compared to the fault voltage level, the current controller of the grid-side converter can't operate smoothly due to over modulation. Therefore, to satisfy the HVRT function, the DC-link voltage should be designed based on the voltage level of high voltage fault. However, steady-state switching losses increase further as the DC-link voltage increases. Therefore, the considerations should be included for the loss to be increased when the DC-link voltage is designed significantly. In this paper, the design method for the DC-link voltage considered the fault voltage level and the loss is explained, and the validity of the proposed design method is verified through the HVRT function simulation based on the PSCAD model of the 2MVA Type 4 wind turbine.

(A Study on the Design of Analog Converter Using Neuron MOS) (뉴런모스를 이용한 아날로그 변환기 설계에 관한 연구)

  • Han, Seong-Il;Park, Seung-Yong;Kim, Heung-Su
    • Journal of the Institute of Electronics Engineers of Korea SC
    • /
    • v.39 no.3
    • /
    • pp.201-210
    • /
    • 2002
  • This paper describes a 3.3 (V) low power 4 digit CMOS quaternary to analog converter (QAC) designed with a neuron MOS($\upsilon$MOS) down literal circuit block and cascode current mirror source block. The neuron MOS down literal architecture allows the designed QAC to accept not only 4 level voltage inputs, but also a high speed sampling rate quaternary voltage source LSB. Fast settling time and low power consumption of the QAC are achieved by utilizing the proposed architecture. The simulation results of the designed 4 digit QAC show a sampling rate of 6(MHz) and a power dissipation of 24.5 (mW) with a single power supply of 3.3 (V) for a CMOS 0.35${\mu}{\textrm}{m}$ n-well technology.

A Design of High Speed SRM Drive System (SRM의 고속구동을 위한 제어시스템 설계)

  • Lee, Ju-Hyun;Lee, Dong-Hee;Ahn, Jin-Woo
    • The Transactions of the Korean Institute of Electrical Engineers B
    • /
    • v.55 no.7
    • /
    • pp.337-345
    • /
    • 2006
  • This paper proposes a high speed SRM drive system for blower application with a new 4-level inverter and precise excitation position generator. For a high speed blower, a proper inverter and control method are proposed and the output characteristics are analyzed. In order to get a fast build-up and demagnetization of excitation current, a 4-level inverter system is proposed. The proposed 4-level inverter has additional charge capacitor, power switch and diode in the conventional asymmetric converter. The charged high voltage is supplied to the phase winding for fast current build-up, and demagnetization current is charged to additional capacitor of the 4-level inverter. In addition, a precise excitation position generator can reduce turn-on and turn-off angle error according to sampling period of digital control system. The proposed high speed SRM drive system is verified by computer simulation and experimental results.

On Thermal and State-of-Charge Balancing using Cascaded Multi-level Converters

  • Altaf, Faisal;Johannesson, Lars;Egardt, Bo
    • Journal of Power Electronics
    • /
    • v.13 no.4
    • /
    • pp.569-583
    • /
    • 2013
  • In this study, the simultaneous use of a multi-level converter (MLC) as a DC-motor drive and as an active battery cell balancer is investigated. MLCs allow each battery cell in a battery pack to be independently switched on and off, thereby enabling the potential non-uniform use of battery cells. By exploiting this property and the brake regeneration phases in the drive cycle, MLCs can balance both the state of charge (SoC) and temperature differences between cells, which are two known causes of battery wear, even without reciprocating the coolant flow inside the pack. The optimal control policy (OP) that considers both battery pack temperature and SoC dynamics is studied in detail based on the assumption that information on the state of each cell, the schedule of reciprocating air flow and the future driving profile are perfectly known. Results show that OP provides significant reductions in temperature and in SoC deviations compared with the uniform use of all cells even with uni-directional coolant flow. Thus, reciprocating coolant flow is a redundant function for a MLC-based cell balancer. A specific contribution of this paper is the derivation of a state-space electro-thermal model of a battery submodule for both uni-directional and reciprocating coolant flows under the switching action of MLC, resulting in OP being derived by the solution of a convex optimization problem.

A High-Efficiency, Robust Temperature/voltage Variation, Triple-mode DC-DC Converter (고효율, Temperature/voltage 변화에 둔감한 Triple-mode CMOS DC-DC Converter)

  • Lim, Ji-Hoon;Ha, Jong-Chan;Kim, Sang-Kook;Wee, Jae-Kyung
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.45 no.6
    • /
    • pp.1-9
    • /
    • 2008
  • This paper suggests the triple-mode CMOS DC-DC converter that has temperature/voltage variation compensation techniques. The proposed triple-mode CMOS DC-DC converter is used to generate constant or variable voltages of 0.6-2.2V within battery source range of 3.3-5.5V. Also, it supports triple modes, which include Pulse Width Modulator (PWM) mode, Pulse Frequency Modulator (PFM) mode and Low Drop-Out (LDO) mode. Moreover, it uses 1MHz low-power CMOS ring oscillator that will compensate malfunction of chip in temperature/voltage variation condition. The proposed triple-mode CMOS DC-DC converter, which generates output voltages of 0.6-2.2V with an input voltage sources of 3.3-5.5V, exhibits the maximum output ripple voltage of below 10mV at PWM mode, 15mV at PFM mode and 4mV at LDO mode. And the proposed converter has maximum efficiency of 93% at PWM mode. Even at $-25{\sim}80^{\circ}C$ temperature variations, it has kept the output voltage level within 0.8% at PWM/PFM/LDO modes. For the verification of proposed triple-mode CMOS DC-DC converter, the simulations are carried out with $0.35{\mu}m$ CMOS technology and chip test is carried out.

Low-area Dual mode DC-DC Buck Converter with IC Protection Circuit (IC 보호회로를 갖는 저면적 Dual mode DC-DC Buck Converter)

  • Lee, Joo-Young
    • Journal of IKEEE
    • /
    • v.18 no.4
    • /
    • pp.586-592
    • /
    • 2014
  • In this paper, high efficiency power management IC(PMIC) with DT-CMOS(Dynamic threshold voltage Complementary MOSFET) switching device is presented. PMIC is controlled PWM control method in order to have high power efficiency at high current level. The DT-CMOS switch with low on-resistance is designed to decrease conduction loss. The control parts in Buck converter, that is, PWM control circuit consist of a saw-tooth generator, a band-gap reference(BGR) circuit, an error amplifier, comparator circuit, compensation circuit, and control block. The saw-tooth generator is made to have 1.2MHz oscillation frequency and full range of output swing from supply voltage(3.3V) to ground. The comparator is designed with two stage OP amplifier. And the error amplifier has 70dB DC gain and $64^{\circ}$ phase margin. DC-DC converter, based on current mode PWM control circuits and low on-resistance switching device, achieved the high efficiency nearly 96% at 100mA output current. And Buck converter is designed along LDO in standby mode which fewer than 1mA for high efficiency. Also, this paper proposes two protection circuit in order to ensure the reliability.