• Title/Summary/Keyword: 3D interconnection

Search Result 97, Processing Time 0.024 seconds

Design of Synchronous Quaternary Counter using Quaternary Logic Gate Based on Neuron-MOS (뉴런 모스 기반의 4치 논리게이트를 이용한 동기식 4치 카운터 설계)

  • Choi Young-Hee;Yoon Byoung-Hee;Kim Heung-Soo
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.42 no.3 s.333
    • /
    • pp.43-50
    • /
    • 2005
  • In this paper, quaternary logic gates using Down literal circuit(DLC) has been designed, and then synchronous Quaternary un/down counter using those gates has been proposed The proposed counter consists of T-type quaternary flip flop and 1-of-2 threshold-t MUX, and T-type quaternary flip flop consists of D-type quaternary flip flop and quaternary logic gates(modulo-4 addition gates, Quaternary inverter, identity cell, 1-of-4 MUX). The simulation result of this counter show delay time of 10[ns] and power consumption of 8.48[mW]. Also, assigning the designed counter to MVL(Multiple-valued Logic) circuit, it has advantages of the reduced interconnection and chip area as well as easy expansion of digit.

The Study on the Embedded Active Device for Ka-Band using the Component Embedding Process (부품 내장 공정을 이용한 5G용 내장형 능동소자에 관한 연구)

  • Jung, Jae-Woong;Park, Se-Hoon;Ryu, Jong-In
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.28 no.3
    • /
    • pp.1-7
    • /
    • 2021
  • In this paper, by embedding a bare-die chip-type drive amplifier into the PCB composed of ABF and FR-4, it implements an embedded active device that can be applied in 28 GHz band modules. The ABF has a dielectric constant of 3.2 and a dielectric loss of 0.016. The FR-4 where the drive amplifier is embedded has a dielectric constant of 3.5 and a dielectric loss of 0.02. The proposed embedded module is processed into two structures, and S-parameter properties are confirmed with measurements. The two process structures are an embedding structure of face-up and an embedding structure of face-down. The fabricated module is measured on a designed test board using Taconic's TLY-5A(dielectric constant : 2.17, dielectric loss : 0.0002). The PCB which embedded into the face-down expected better gain performance due to shorter interconnection-line from the RF pad of the Bear-die chip to the pattern of formed layer. But it is verified that the ground at the bottom of the bear-die chip is grounded Through via, resulting in an oscillation. On the other hand, the face-up structure has a stable gain characteristic of more than 10 dB from 25 GHz to 30 GHz, with a gain of 12.32 dB at the center frequency of 28 GHz. The output characteristics of module embedded into the face-up structure are measured using signal generator and spectrum analyzer. When the input power (Pin) of the signal generator was applied from -10 dBm to 20 dBm, the gain compression point (P1dB) of the embedded module was 20.38 dB. Ultimately, the bare-die chip used in this paper was verified through measurement that the oscillation is improved according to the grounding methods when embedding in a PCB. Thus, the module embedded into the face-up structure will be able to be properly used for communication modules in millimeter wave bands.

Improvement of Polishing Characteristics Using with and without Oxidant ($H_2O_2$) of Ti/FiN Layers (산화제($H_2O_2$)의 첨가 유무에 따른 Ti/TiN막의 CMP 연마 특성)

  • Lee, Kyoung-Jin;Seo, Yong-Jin;Park, Chang-Jun;Kim, Gi-Uk;Park, Sung-Woo;Kim, Sang-Yong;Lee, Woo-Sun
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2003.07a
    • /
    • pp.88-91
    • /
    • 2003
  • Tungsten is widely used as a plug for the multi-level interconnection structures. However, due to the poor adhesive properties of tungsten (W) on $SiO_2$ layer, the Ti/TiN barrier layer is usually deposited onto $SiO_2$ for increasing adhesion ability with W film. Generally, for the W-CMP (chemical mechanical polishing) process, the passivation layer on the tungsten surface during CMP plays an important role. In this paper, the effect of oxidants controlling the polishing selectivity of W/Ti/TiN layer were investigated. The alumina ($Al_2O_3$) abrasive containing slurry with $H_2O_2$ as the oxidizer, was studied. As our preliminary experimental results, very low removal rates were observed for the case of no-oxidant slurry. This low removal rate is only due to the mechanical abrasive force. However, for Ti and TiN with $H_2O_2$ oxidizer, different removal rate was observed. The removal mechanism of Ti during CMP is mainly due to mechanical abrasive, whereas for TiN, it is due to the formation of metastable soluble peroxide complex.

  • PDF

Thermocompression bonding for wafer level hermetic packaging of RF-MEMS devices (RF-MEMS 소자의 웨이퍼 레벨 밀봉 패키징을 위한 열압축 본딩)

  • Park, Gil-Soo;Seo, Sang-Won;Choi, Woo-Beom;Kim, Jin-Sang;Nahm, Sahn;Lee, Jong-Heun;Ju, Byeong-Kwon
    • Journal of Sensor Science and Technology
    • /
    • v.15 no.1
    • /
    • pp.58-64
    • /
    • 2006
  • In this study, we describe a low-temperature wafer-level thermocompression bonding using electroplated gold seal line and bonding pads by electroplating method for RF-MEMS devices. Silicon wafers, electroplated with gold (Au), were completely bonded at $320^{\circ}C$ for 30 min at a pressure of 2.5 MPa. The through-hole interconnection between the packaged devices and external terminal did not need metal filling process and was made by gold films deposited on the sidewall of the throughhole. This process was low-cost and short in duration. Helium leak rate, which is measured to evaluate the reliability of bonded wafers, was $2.7{\pm}0.614{\times}10^{-10}Pam^{3}/s$. The insertion loss of the CPW packaged was $-0.069{\sim}-0.085\;dB$. The difference of the insertion loss between the unpackaged and packaged CPW was less than -0.03. These values show very good RF characteristics of the packaging. Therefore, gold thermocompression bonding can be applied to high quality hermetic wafer level packaging of RF-MEMS devices.

A Study of Warpage Analysis According to Influence Factors in FOWLP Structure (FOWLP 구조의 영향 인자에 따른 휨 현상 해석 연구)

  • Jung, Cheong-Ha;Seo, Won;Kim, Gu-Sung
    • Journal of the Semiconductor & Display Technology
    • /
    • v.17 no.4
    • /
    • pp.42-45
    • /
    • 2018
  • As The semiconductor decrease from 10 nanometer to 7 nanometer, It is suggested that "More than Moore" is needed to follow Moore's Law, which has been a guide for the semiconductor industry. Fan-Out Wafer Level Package(FOWLP) is considered as the key to "More than Moore" to lead the next generation in semiconductors, and the reasons are as follows. the fan-out WLP does not require a substrate, unlike conventional wire bonding and flip-chip bonding packages. As a result, the thickness of the package reduces, and the interconnection becomes shorter. It is easy to increase the number of I / Os and apply it to the multi-layered 3D package. However, FOWLP has many issues that need to be resolved in order for mass production to become feasible. One of the most critical problem is the warpage problem in a process. Due to the nature of the FOWLP structure, the RDL is wired to multiple layers. The warpage problem arises when a new RDL layer is created. It occurs because the solder ball reflow process is exposed to high temperatures for long periods of time, which may cause cracks inside the package. For this reason, we have studied warpage in the FOWLP structure using commercial simulation software through the implementation of the reflow process. Simulation was performed to reproduce the experiment of products of molding compound company. Young's modulus and poisson's ratio were found to be influenced by the order of influence of the factors affecting the distortion. We confirmed that the lower young's modulus and poisson's ratio, the lower warpage.

Design and fAbrication of Triple Band WLAN Antenna Applicable to Wi-Fi 6E Band with DGS (DGS를 갖는 Wi-Fi 6E 대역을 위한 삼중대역 WLAN 안테나 설계 및 제작)

  • Sang-Wook Park;Gi-Young Byun;Joong-Han Yoon
    • The Journal of the Korea institute of electronic communication sciences
    • /
    • v.19 no.2
    • /
    • pp.345-354
    • /
    • 2024
  • In this paper, we propose a triple band WLAN antenna for Wi-Fi 6E band with DGS. The proposed antenna has the characteristics required frequency band and bandwidth by considering the interconnection of two strip lines and three areas on the ground place. The total substrate size is 31 mm (W) × 50 mm (L), thickness (h) 1.6 mm, and the dielectric constant is 4.4, which is made of 22 mm (W6 + W4 + W5) × 43mm (L1 + L2 + L3 + L5) antenna size on the FR-4 substrate. From the fabrication and measurement results, bandwidths of 340 MHz (1.465 to 1.805 GHz) for 900 MHz band, 480 MHz (2.155 to 2.635 GHz) for 2.4 GHz band and 1950 MHz (4.975 to 6.925 GHz) for 5.0/6.0 GHz band were obtained on the basis of -10 dB. Also, gain and radiation pattern characteristics are measured and shown in the frequency triple band as required.

A Study on Increasing Security Following Mutual Interaction and Integration of Dualized Security Category between Information Security and Personal Information Protection (정보보안과 개인정보보호 간의 이원화 보안범주의 상호연계 및 통합에 따른 보안성 증대에 대한 연구)

  • Seo, Woo-Seok
    • The Journal of the Korea institute of electronic communication sciences
    • /
    • v.13 no.3
    • /
    • pp.601-608
    • /
    • 2018
  • While the legislation on the protection of personal information in public institutions was enacted and amended, the guidelines and laws on information security were focused, contracted and realized with focus on specific institutions. Mutual laws and guidelines have been applied and realized for the dual purpose of securing both the asset of macroscopic information and the asset of personally identification information, which are mutually different media information. However, in a bid to present the definition and direction of the fourth industrial revolution in 2017, a variety of products and solutions for security designed to ensure the best safety line of the 21st century, and the third technology with the comprehensive coverage for all these fields, a number of solutions and technologies, including IOT(: Internet of Things), ICT Internet of Things(: ICT), ICT Cloud, and AI (: Artificial Intelligence) are pouring into the security market as if plastic doll toys were manufactured in massive scale into the market. With the rising need for guaranteeing the interrelation for securities with dualistic physical, administrative, logical and psychological differences, that is, information security and personal information security that are classified into two main categories and for the enhanced security for integrated management and technical application, the study aims to acquire the optimal security by analyzing the interrelationship between the two cases and applying it to the study results.