• Title/Summary/Keyword: 하드웨어 성능시험

Search Result 140, Processing Time 0.024 seconds

A Study on Performance Characteristics of a Small-Sized Hydrogen-Fuelled Two-Stroke Engine (수소 연료를 적용한 소형 2행정 엔진 성능 특성에 관한 연구)

  • Kim, Yongrae;Kim, Seonyoeb;Oh, Sechul;Park, Cheolwoong;Choi, Young
    • Journal of the Korean Institute of Gas
    • /
    • v.24 no.6
    • /
    • pp.28-33
    • /
    • 2020
  • In this study the possibility of hydrogen as a fuel in a small-sized two-stroke SI (Spark ignition) engine was investigated. For this purpose, experimental setup including an engine, a dynamometer, equipments for hydrogen and lubricant oil supply was prepared. And then preliminary experiments for the hydrogen-fueled engine combustion were conducted. In the case of hydrogen-fueled engines comparing to gasoline backfire occurs when the excess air ratio is lower than a specific value. This can cause engine power reduction and damage to the engine parts. The engine was controlled to operate at lean conditions to prevent backfire. Through the control of excess air ratio, the maximum engine brake power output of 3 kW was achieved in a 210 cc engine, while it was 6 kW in case of gasoline fuel.

Application and Performance Analysis of Machine Learning for GPS Jamming Detection (GPS 재밍탐지를 위한 기계학습 적용 및 성능 분석)

  • Jeong, Inhwan
    • The Journal of Korean Institute of Information Technology
    • /
    • v.17 no.5
    • /
    • pp.47-55
    • /
    • 2019
  • As the damage caused by GPS jamming has been increased, researches for detecting and preventing GPS jamming is being actively studied. This paper deals with a GPS jamming detection method using multiple GPS receiving channels and three-types machine learning techniques. Proposed multiple GPS channels consist of commercial GPS receiver with no anti-jamming function, receiver with just anti-noise jamming function and receiver with anti-noise and anti-spoofing jamming function. This system enables user to identify the characteristics of the jamming signals by comparing the coordinates received at each receiver. In this paper, The five types of jamming signals with different signal characteristics were entered to the system and three kinds of machine learning methods(AB: Adaptive Boosting, SVM: Support Vector Machine, DT: Decision Tree) were applied to perform jamming detection test. The results showed that the DT technique has the best performance with a detection rate of 96.9% when the single machine learning technique was applied. And it is confirmed that DT technique is more effective for GPS jamming detection than the binary classifier techniques because it has low ambiguity and simple hardware. It was also confirmed that SVM could be used only if additional solutions to ambiguity problem are applied.

A Bluetooth Protocol Analyzer including Simulation Function based on PC Environment (PC 환경에서 시뮬레이션 기능을 포함한 블루투스 프로토콜 분석장비)

  • 정중수
    • Journal of KIISE:Computing Practices and Letters
    • /
    • v.9 no.1
    • /
    • pp.95-99
    • /
    • 2003
  • In addition to wired communication technology, wireless communication technology has had communication revolution nowadays. Bluethooth technology carries out data/voice communication within pico-net. Nowadays the various services are supported by access network connected to public network. This paper presents implementation of bluetooth protocol analyser which simulates bluetooth protocol. MS window98 and visual C are used for development environment and application program is operated over the firmware loaded on the bluetooth device connected to the PC through UART which of the maximum transmission rate is 115kbps because transmission rate less than 20kbps affects rarely the performance. The performance analysis on the propose system is carried out as simulating the signalling information for the voice test and the traffics between two bluetooth systems for file transfer. The throughput analysis for file transfer service and call processing capacity for voice service are considered as performance analysis parameters. File access time is very important parameter and throughput is 13 kbps in case breakpoint time to file access is 0.04sec. Also call processing time is about 16.6ms in case of communication with the headset. The performance analysis of simulation results satisfies with bluetooth device development.

Conceptual design of assembly and alignment for the OM(Optical Module) of large aperture Korsch type (대구경 Korsch형 탑재체 OM(Optical Module, 광구조제)의 조립 및 정렬 개념설계)

  • Jung, Dae-Jun;Jang, Hong-Sul;Lee, Eung-Shik;Lee, Deog-Gyu;Lee, Seung-Hoon
    • Aerospace Engineering and Technology
    • /
    • v.6 no.2
    • /
    • pp.40-44
    • /
    • 2007
  • Based on the optical design type, the large aperture payload has not only a different characteristic of design, assembly and alignment but also its own merits and demerits. The analysis of characteristic has been performed according to the optical design type and based on this result, our camera is 4 reflective mirror system based on the Korsch type. Each mirror assembly is to be verified in the mirror manufacturer and the Optical Module(OM) will be assembled, aligned and tested by KARI. The final performance of camera depends on the several factors, especially, the optical performance of its OM In parallel with the optical design the conceptual design of OM assembly and alignment has been performed. In this paper, the analysis of characteristic has been performed according to the optical design type and the conceptual design of OM assembly and alignment was described with regard to optical performance.

  • PDF

Requirement Analysis and Development of TCMS (종합제어장치(TCMS) 요구사항 분석과 개발)

  • Choi, Byoung-Wook;Seo, In-Myung;Kim, Soo-Ho;Park, Jong-Heon
    • Journal of the Korean Society for Railway
    • /
    • v.14 no.6
    • /
    • pp.507-514
    • /
    • 2011
  • Recently, we developed a new subway train with many cooperative companies. The main controller of the subway train is Control and Monitoring System (TCMS), so we conducted requirement analysis of TCMS considering system performance, easy maintenance and service oriented flexibility. Hence, we adopted new bus architecture and QNX as a Real-time Operating System (RTOS) and developed hardware systems. The functions of TCMS are employed into two computers, service computer and control/monitor computer, to increase on their performance and to yield easy maintenance and to satisfy customer needs. The TCMS controls and monitors control devices equipped in the train through various protocols which are implemented in hardware. In order to evaluate the performance of the system and to satisfy reliability, various experiments including EMC/ECI were performed. Now the TCMS is installed on the newly developed train and is under performance evaluation through test driving.

A Threshold Controller for FAST Hardware Accelerator (FAST 하드웨어 가속기를 위한 임계값 제어기)

  • Kim, Taek-Kyu;Suh, Yong-Suk
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.51 no.11
    • /
    • pp.187-192
    • /
    • 2014
  • Various researches are performed to extract significant features from continuous images. The FAST algorithm has the simple structure for arithmetic operation and it is easy to extraction the features in real time. For this reason, the FPGA based hardware accelerator is implemented and widely applied for the FAST algorithm. The hardware accelerator needs the threshold to extract the features from images. The threshold is influenced not only the number of extracted features but also the total execution time. Therefore, the way of threshold control is important to stabilize the total execution time and to extract features as much as possible. In order to control the threshold, this paper proposes the PI controller. The function and performance for the proposed PI controller are verified by using test images and the PI control logic is designed based on Xilinx Vertex IV FPGA. The proposed scheme can be implemented by adding 47 Flip Flops, 146 LUTs, and 91 Slices to the FAST hardware accelerator. This proposed approach only occupies 2.1% of Flip Flop, 4.4% of LUTs, and 4.5% of Slices and can be regarded as a small portion of hardware cost.

SINR Measurement Method for IEEE 802.16m WilessMAN-Advanced User Equipment (IEEE 802.16m WirelessMAN-Advanced 단말의 SINR 측정 방법)

  • Kim, Jun-Woo;Bang, Young-Jo;Park, Youn-Ok;Kim, Whan Woo
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.38B no.2
    • /
    • pp.154-161
    • /
    • 2013
  • This paper presents the signal-to-interference plus noise ratio (SINR) estimation of IEEE 802.16m WirelessMAN-Advanced mobile station with simulation and implementation results. The downlink signal of IEEE 802.16m has two kinds of A-Preambles: the PA-preamble and the SA-preamble. This paper proposes the efficient method of estimating SINR with A-Preambles, by measuring noise power from PA-preamble and measuring interference power and signal power from SA-preamble. The proposed SINR measurement block contains important features such as subcarrier phase rotation elimination and simplified dB transform. The result of this paper is integrated to ETRI's IEEE 802.16m test mobile station, used for decision of adaptive-modulation-and-coding (AMC) and hand-over. It showed good measurement performance in simulation and unified system link test also.

Throughput Improvement and Power-Interruption Consideration of Fly-By-Wire Flight Control Computer (비행제어 컴퓨터의 Throughput 향상 및 Power-Interuption 대처 설계)

  • Lee, Cheol;Seo, Joon-Ho;Ham, Heung-Bin;Cho, In-Je;Woon, Hyung-Sik
    • Journal of the Korean Society for Aeronautical & Space Sciences
    • /
    • v.35 no.10
    • /
    • pp.940-947
    • /
    • 2007
  • For the performance upgrade of a supersonic jet fighter, the processor and FLCC(Flight Control Computer) Architecture were upgraded from a baseline FLCC. Prior to the hardware implementation phase, the exact CPU throughput estimation is necessary. For this purpose, an experimental method for new FLCC throughput estimation was introduced in this study. While baseline FLCC operating, the CPU address bus was collected with logic analyzer, and then decoded to get the exact access times to each memory-memory and the number of program Instruction branches. Based on these data, a throughput test in CPU demo-board of the new FLCC configuration was performed. From test results, the CPU-Memory architecture was design-changed before FLCC hardware implementation phase. To check the flight stability degradation due to power-interrupt problem due to CPU-Memory architecture change, the piloted HILS (Hardware-In-the Loop Simulator) test was conducted.

Performance Analysis of load simulator interconnected with Power Quality Compensator (전력품질 보상기와 부하모의장치의 연계시험 분석)

  • Bae, Byung-Yeol;Cho, Yun-Ho;Park, Yong-Hee;Han, Byung-Moon
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.12 no.1
    • /
    • pp.89-97
    • /
    • 2007
  • This paper describes a load simulator with power recovery capability, which is based on the voltage source converter-inverter set. The load simulator can save the electric energy that should be consumed to test the operation and performance of the power quality compensator and the power equipment. The load simulator consists of a converter-inverter set with a DSP controller for system control and PWM pulse generation. The converter operates as a universal load to model the linear load and the non-linear load, while the inverter feed the energy back to the power source with harmonic compensation. the performance of proposed load simulator was analyzed with scaled-model experiment, interconnected with the active power filter. The experimental results confirms that the proposed load simulator can be utilized to test the performance of active power filter.

Analysis of the GPS Meaconing Signal Generator for the Live GPS L1 Signal (Live GPS L1 재방송 기만신호 생성 분석)

  • Kim, Taehee;Sin, Cheonsig
    • Journal of Satellite, Information and Communications
    • /
    • v.11 no.4
    • /
    • pp.15-20
    • /
    • 2016
  • In this paper, we developed the hardware GPS signal generator for generating a GPS L1 meaconing signal with Live GPS signal signals and analyzed the performance of meaconing signal generator thorough the experiment. Deception of the signal, such as a re-broadcast, it is an object of the user to provide false information so as not to receive location information and accurate time. The signal just rebroadcast has the features that can be easily deceive the receiver via a delay of no received signal to the signal processing through an antenna. In this paper, the hardware for generating a signal only these rebroadcast designed and manufactured, by re-sending the received Live GPS signals, to confirm the effect of the receiver. The maximum delay time is possible up to about 2.6msec, also, has been successfully tested to be moved to the position of re-broadcasting based on maturity antenna the position of the receiver through a spaced antenna.