• Review of KIISC
• /
• v.22 no.5
• /
• pp.62-72
• /
• 2012

스마트그리드는 전력시스템과 이를 제어하기 위한 통신 인프라를 중심으로 다양한 시스템이 서로 통합되는 종합적인 플랫폼으로 이해할 수 있다. 기존에 각기 독립적으로 운영되는 시스템과 통신 인프라가 통합되기 시작하면서 다양한 상호작용이 파생되고 그로 인해 잠재적인 보안 측면의 위험성도 커지게 된다. 전통적인 전력시스템은 폐쇄적인 SCADA 네트워크를 기반으로 운영되었기 때문에 최소한의 보안강도가 보장되었지만, 스마트그리드 하에서는 개방형 통신망과 연계되면서, 기존의 사이버 보안 위협들이 전력시스템으로 유입하게 된다. 기존의 IT 시스템과는 달리 전력시스템과 같은 제어시스템은 물리적 작동과 공정이 수반되기 때문에 새로운 위험이 발생하기도 하고 기존의 위험이 증폭되기도 한다. 전력시스템에서는 가용성이 그 무엇보다 중요하기 때문에, 스마트그리드 체제하에서의 다양한 위협요인을 미리 파악하고 이에 대비한 계획을 수립함으로써, 그러한 가용성의 수준을 유지할 필요가 있다. 이를 위해서는 기존의 사이버 위협이 어떠한 경로를 통해 전력시스템에 영향을 미치게 되며 그로 인한 잠재적 위험이 얼마나 되는가를 평가할 필요가 있다. 그러나 스마트그리드는 아직까지 구축중인 미래형 시스템이고 누적된 과거 데이터가 없기 때문에 가상의 하드웨어 기반 테스트베드 내지 소프트웨어 기반의 시뮬레이션 모델을 통해 이를 사전적으로 테스트할 필요가 있다. 또한 스마트그리드는 서로 다른 IT 시스템과 물리적 설비들이 결합되는 복잡한 시스템이라는 측면에서, 잠재적으로 발생 가능한 다양한 위험을 분석하고 평가할 수 있는 모델의 수립이 요구된다. 본고에서는 그러한 CPS 기반 시뮬레이션 모델에 대한 현재의 연구동향을 검토하고, 향후 실질적으로 구현하기 위한 방안을 제안하고자 한다.

• Journal of the Korea Society for Simulation
• /
• v.22 no.4
• /
• pp.39-47
• /
• 2013

Simulation based Battle Experimentation is to examine the readiness for a battle using simulation technology. It heavily relies on the weapon systems modeling and simulation. To analyze the characteristics and complexity of the weapon systems in the experiment, the modeling & simulation environment has to be able to break down the system of systems into components and make the use of high fidelity components such as real hardware in simulation. In that sense, the modular and hierarchical structure of DEVS (Discrete EVent System Specification) framework provides potentials to meet the requirements of the battle experimentation environment. This paper describes the development of the DEVS integrated development environment for Simulation based Battle Experimentation. With the design principles of easy, flexible, and fast battle simulation, the newly developed battle experimentation tool mainly consists of 3 parts - model based graphical design tool for making DEVS models and linking them with external simulators easily through diagrams, the experiment plan tool for speeding up a statistic analysis, the standard components model libraries for lego-like building up a weapon system. This noble simulation environment is to provide a means to analyze complex simulation based experiments with different levels of models mixed in a simpler and more efficient way.

• Journal of KIISE:Computer Systems and Theory
• /
• v.35 no.9_10
• /
• pp.485-496
• /
• 2008

As the complexity of SoC (System-on-Chip) design increases dramatically. traditional system performance analysis and verification methods based on RTL (Register Transfer Level) are no more valid for increasing time-to-market pressure. Therefore a new design methodology is desperately required for system verification in early design stages. and hardware software (HW-SW) cosimulation at TLM (Transaction Level Modeling) level has been researched widely for solving this problem. However, most of HW-SW cosimulators support few restricted ion levels only, which makes it difficult to integrate HW-SW cosimulators with different ion levels. To overcome this difficulty, this paper proposes a multipurpose framework for HW SW cosimulation to provide systematic SoC design flow starting from software application design. It supports various design techniques flexibly for each design step, and various HW-SW cosimulators. Since a platform design is possible independently of ion levels and description languages, it allows us to generate simulation models with various ion levels. We verified the proposed framework to model a commercial SoC platform based on an ARM9 processor. It was also proved that this framework could be used for the performance optimization of an MJPEG example up to 44% successfully.

• Journal of the Korean Society for Aeronautical & Space Sciences
• /
• v.35 no.11
• /
• pp.1036-1042
• /
• 2007

It is rather difficult to improve flight control computer(FLCC) hardware(H/W) development schedule due to lack of commercial off-the-self(COTS) tools or target specific tools. Thus, it is suggested to develop an enhanced process utilizing modeling, simulation and virtual reality tools. This paper presents H/W design process enhancement tool(PET) for FLCC design requirements such as FLCC input/output(I/O) signal flow, I/O fault detection, failure management algorithm, circuit logic, PCB assembly configuration and installation utilizing simulation and visualization in virtual space. New tool will provide simulation capability of various FLCC design configuration including shop replaceable unit(SRU) level assembly/dis-assembly utilizing open flight format 3-D modeling data.

• Journal of Internet Computing and Services
• /
• v.10 no.6
• /
• pp.7-17
• /
• 2009

The development of wireless communication MAC layer is usually released as SoC which is a combination in hardware and software. In this system development environment, an environment for software development and verification is necessary because the hardware development takes a lot of time priori to completion. In integrated development of hardware and software, simulation environment of hardware and software provided by hardware modeling using HDL at RTL and ISS respectively. By increasing the development complexity of system, ESL design modeling systems at higher abstraction level than RTL has already prompted. The ESL design is divided untime model and time model. This paper present design and implementation of MCU for untime model simulation, not time model. Proposed MCU can optimize the system at early step of system development and move up the development completion time by verifying the system function easily and rapidly than part required exact time in untime model. In this paper, we present an MCU module based on SystemC and UC/OS-II Module providing real-time operate system.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.22 no.2
• /
• pp.270-275
• /
• 2018

Method for improving the image quality are divided into a tone mapping method and a retinex theory based method. Typical example of the image quality enhancement method using tone mapping method is one using image characteristics like histogram. In this paper, we propose a hardware design of real-time wide dynamic range algorithm based on tone mapping method for image quality enhancement. The proposed method divides the image into the luminance and chroma components and then improves the chroma region based on the variation of the luminance component. Adding to that, it is designed to be compatible with the existing 8-bit signal, using high quality image with 12-bit extended signal according to the desired flow. As a result of simulation, it is confirmed that the image quality is improved, and the hardware design is confirmed that the real-time operations is possible at the maximum frequency at 138.26MHz.

• Journal of the Korean Institute of Intelligent Systems
• /
• v.25 no.4
• /
• pp.398-404
• /
• 2015

In this paper, we describe the design and performance of a prototype multi-rotor unmaned aerial vehicle( UAV) platform featuring an inertial measurement unit(IMU) based autonomous-flying for use in bluetooth communication environments. Although there has been a fair amount of study of free-flying UAV with multi-rotors, the more recent trend has been to outfit hexarotor helicopter with gimbal to support various services. This paper introduces the hardware and software systems toward very compact and autonomous hexarotors, where they can perform search, rescue, and surveillance missions without external assistance systems like ground station computers, high-performance remote control devices or vision system. The proposed system comprises the construction of the test hexarotor platform, the implementation of an IMU, mathematical modeling and simulation in the helicopter. Furthermore, the hexarotor helicopter with implemented IMU is connected with a micro controller unit(MCU)(ARM-cortex) board. The micro-controller is able to command the rotational speed of the rotors and to get the measurements of the IMU as input signals. The control simulation and experiment on the real system are implemented in the test platform, evaluated and compared against each other.

• Journal of the Korea Society of Computer and Information
• /
• v.11 no.2 s.40
• /
• pp.159-167
• /
• 2006

Lipreading has been suggested as one of the methods to improve the performance of speech recognition in noisy environment. However, existing methods are developed and implemented only in software. This paper suggests a hardware design for real-time lipreading. For real-time processing and feasible implementation, we decompose the lipreading system into three parts; image acquisition module, feature vector extraction module, and recognition module. Image acquisition module capture input image by using CMOS image sensor. The feature vector extraction module extracts feature vector from the input image by using parallel block matching algorithm. The parallel block matching algorithm is coded and simulated for FPGA circuit. Recognition module uses HMM based recognition algorithm. The recognition algorithm is coded and simulated by using DSP chip. The simulation results show that a real-time lipreading system can be implemented in hardware.

• Proceedings of The KACE
• /
• 2018.01a
• /
• pp.165-167
• /
• 2018

최근 급속히 발전하고 있는 콘텐츠 제작 기술을 활용하여 가상현실 콘텐츠를 제작하고 학습 도구로 활용하는 사례가 증가하고 있다. 학습 자료로써 사진이나 동영상과 같은 정적인 콘텐츠의 의존에서 벗어나, 상호작용적인 가상현실 콘텐츠를 학습에 활용하는 연구의 중요도가 높아지고 있다. 학습자가 기상 현상과 같이 입체적이고도 동적으로 변화하는 소재를 가상현실에서 능동적으로 체험한다면, 학습효과가 높아질 것으로 예상한다. 최신 실시간 컴퓨터 그래픽스 기술과 그래픽스 하드웨어는 기상 현상을 사실적으로 재현할 수 있는 수준으로 이미 발전해 있다. 이러한 최신 기술이 컴퓨터를 활용한 기상학 교육에서 활용할 수 있다. 본 연구에서는 실시간 볼륨 구름 시뮬레이션을 구현하여 상용 게임 엔진에 탑재하고, 이를 기반으로 기상학 학습용 가상현실 콘텐츠를 제작하는 방법에 대해서 논한다.

• Journal of KIISE:Computer Systems and Theory
• /
• v.26 no.4
• /
• pp.420-431
• /
• 1999

이 논문은 병렬 공유 메모리 시스템의 성능을 정확하게 평가할수 있으며 MIT의 Proteus 시뮬레이터의 기능을 확장한 시뮬레이터인 Trojan 에 대해 언급한다. 이 논문에서 언급되는 trojan 의 주요한 기능으로는 다음과 같다. 첫째, Trojan 은 프로세스 기반 응용 프로그램(예를 들어 SPLASH)과 쓰레드 기반 응용 프로그램들(예를 들어 SPLASH2) 에 대해 효율적 시뮬레이션을 제공한다. 둘째, 수행 구동 시뮬레이터 중에 처음으로 가상 메모리 시뮬레이션 기능이 구현되었다. 실제 운영체제의 가상 메모리 시스템과 하드웨어 시스템과의 상호작용 및 가상 메모리 시스템의 성능을 평가할수 있게 되었다. 기존의 공유 메모리 시뮬레이터들은 공유 메모리를 참조하기위해서 시뮬레이터 자체가 제공하는 문법에 맞게 변경해야만 하는 단점이 있다. 이 논문에서처럼 Trojan 시뮬레이터는 캐쉬동작, 네트웍통신양, 다주프로세서 시스템 설계,그리고 병렬 공유 응용 프로그램동작 및 성능 연구에 효율적이고 폭넓게 사용되고 있다.