• Journal of Bio-Environment Control
• /
• v.24 no.4
• /
• pp.317-325
• /
• 2015

This paper attempts to present a review about simulation of different greenhouse parameters and energy supplying techniques by using building energy simulation, to find out the optimal solution for keeping greenhouse microclimate favorable for the crop production. The objectives of conducting this study were, to describe the various energy systems and techniques used for the greenhouse energy management and efficiency analysis of these technologies by using building energy simulation. We describe different models to understand the behavior of the energy saving technologies with respect to the resources available and different outside climatic conditions. We identified main features of the building energy simulation software, that enable users, to simulate hybrid agricultural building projects by using user defined parameters. At the end of the paper we draw some important concluding remarks on the basis of reviewing all the investigators contributions for the developments of simulation model of agricultural greenhouse energy management, using a building energy simulation software specifically TRNSYS. In conclusion, this paper provides information that TRNSYS have great potential for agricultural buildings energy simulation along with the renewable energy resources and energy saving techniques. This review paper provides aid to greenhouse researcher and energy planner for the future studies of greenhouses energy planning.

• Journal of IKEEE
• /
• v.21 no.4
• /
• pp.331-337
• /
• 2017

In this paper, we present the design of a 20MHz bandwidth 3rd-order continuous-time low-pass sigma-delta modulator with low-noise and low-power consumption. The bandwidth of the system is sufficient to accommodate LTE and other wireless network standards. The 3rd-order low-pass filter with feed-forward architecture achieves the low-power consumption as well as the low complexity. The system uses 3bit flash quantizer to provide fast data conversion. The current-steering DAC achieves low-power and improved sensitivity without additional circuitries. Cross-coupled transistors are adopted to reduce the current glitches. The proposed system achieves a peak SNDR of 65.9dB with 20MHz bandwidth and power consumption of 32.65mW. The in-band IM3 is simulated to be 69dBc with 600mVp-p two tone input tones. The circuit is designed in a 0.18-um CMOS technology and is driven by 500MHz sampling rate signal.