• Title/Summary/Keyword: 아날로그-디지털변환기

Search Result 2, Processing Time 0.016 seconds

A Study on the Method of Air-Fuel Ratio by Immediate Control in SI Engine (SI 기관의 공연비 제어 방법에 관한 연구)

  • Lee, J.S.;Lee, J.S;Ha, J.Y.
    • Transactions of the Korean Society of Automotive Engineers
    • /
    • v.6 no.6
    • /
    • pp.252-258
    • /
    • 1998
  • In a SI engine, it is necessary to control fuel quantity in accordance with intake air amount in order to reduce exhaust emission and improve the specific fuel consumption. Generally the map data is used for the vehicles with a SI engine. For the precise control of air-fuel ratio, the real time control method is recommended rather than the control method using map data. In this paper, we developed real time control system using microprocessor and IBM-PC, and applied it to the commercial SI engine. We got good results for air-fuel ratio under the idle condition.

  • PDF

The Design of 10-bit 200MS/s CMOS Parallel Pipeline A/D Converter (10-비트 200MS/s CMOS 병렬 파이프라인 아날로그/디지털 변환기의 설계)

  • Chung, Kang-Min
    • The KIPS Transactions:PartA
    • /
    • v.11A no.2
    • /
    • pp.195-202
    • /
    • 2004
  • This paper introduces the design or parallel Pipeline high-speed analog-to-digital converter(ADC) for the high-resolution video applications which require very precise sampling. The overall architecture of the ADC consists of 4-channel parallel time-interleaved 10-bit pipeline ADC structure a]lowing 200MSample/s sampling speed which corresponds to 4-times improvement in sampling speed per channel. Key building blocks are composed of the front-end sample-and-hold amplifier(SHA), the dynamic comparator and the 2-stage full differential operational amplifier. The 1-bit DAC, comparator and gain-2 amplifier are used internally in each stage and they were integrated into single switched capacitor architecture allowing high speed operation as well as low power consumption. In this work, the gain of operational amplifier was enhanced significantly using negative resistance element. In the ADC, a delay line Is designed for each stage using D-flip flops to align the bit signals and minimize the timing error in the conversion. The converter has the power dissipation of 280㎽ at 3.3V power supply. Measured performance includes DNL and INL of +0.7/-0.6LSB, +0.9/-0.3LSB.