• Title/Summary/Keyword: 벤치마크 도구

Search Result 42, Processing Time 0.018 seconds

Development and Verification of OGSFLAC Simulator for Hydromechanical Coupled Analysis: Single-phase Fluid Flow Analysis (수리-역학적 복합거동 해석을 위한 OGSFLAC 시뮬레이터 개발 및 검증: 단상 유체 거동 해석)

  • Park, Chan-Hee;Kim, Taehyun;Park, Eui-Seob;Jung, Yong-Bok;Bang, Eun-Seok
    • Tunnel and Underground Space
    • /
    • v.29 no.6
    • /
    • pp.468-479
    • /
    • 2019
  • It is essential to comprehend coupled hydro-mechanical behavior to utilize subsurface for the recent demand for underground space usage. In this study, we developed a new simulator for numerical simulation as a tool for researching to consider the various domestic field and subsurface conditions. To develop the new module, we combined OpenGeoSys, one of the scientific software package that handles fluid mechanics (H), thermodynamics (T), and rock and soil mechanics (M) in the subsurface with FLAC3D, one of the commercial software for geotechnical engineering problems reinforced. In this simulator development, we design OpenGeoSys as a master and FLAC3D as a slave via a file-based sequential coupling. We have chosen Terzaghi's consolidation problem related to single-phase fluid flow at a saturated condition as a benchmark model to verify the proposed module. The comparative results between the analytical solution and numerical analysis showed a good agreement.

Fabric Mapping and Placement of Field Programmable Stateful Logic Array (Field Programmable Stateful Logic Array 패브릭 매핑 및 배치)

  • Kim, Kyosun
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.49 no.12
    • /
    • pp.209-218
    • /
    • 2012
  • Recently, the Field Programmable Stateful Logic Array (FPSLA) was proposed as one of the most promising system integration technologies which will extend the life of the Moore's law. This work is the first proposal of the FPSLA design automation flow, and the approaches to logic synthesis, synchronization, physical mapping, and automatic placement of the FPSLA designs. The synchronization at each gate for pipelining determines the x-coordinates of cells, and reduces the placement to 1-dimensional problems. The objective function and its gradients for the non-linear optimization of the net length and placement density have been remodeled for the reduced global placement problem. Also, a recursive algorithm has been proposed to legalize the placement by relaxing the density overflow of bipartite bin groups in a top-down hierarchical fashion. The proposed model and algorithm are implemented, and validated by applying them to the ACM/SIGDA benchmark designs. The output state of a gate in an FPSLA needs to be duplicated so that each fanout gate can be connected to a dedicated copy. This property has been taken into account by merging the duplicated nets into a hyperedge, and then, splitting the hyperedge into edges as the optimization progresses. This yields additional 18.4% of the cell count reduction in the most dense logic stage. The practicality of the FPSLA can be further enhanced primarily by incorporating into the logic synthesis the constraint to avoid the concentrated fains of gates on some logic stages. In addition, an efficient algorithm needs to be devised for the routing problem which is based on a complicated graph. The graph models the nanowire crossbar which is trimmed to be embedded into the FPSLA fabric, and therefore, asymmetric. These CAD tools can be used to evaluate the fabric efficiency during the architecture enhancement as well as automate the design.