• Proceedings of the Korea Society of Information Technology Applications Conference
• /
• 2002.11a
• /
• pp.363-370
• /
• 2002

A substrate network model characterizing substrate effect of submicron MOS transistors for RF operation and its parameter extraction with physically meaningful values are presented. The proposed substrate network model includes a single resistance and inductance originated from ring-type substrate contacts around active devices. Model parameters are extracted from S-parameter data measured from common-bulk configured MOS transistors with floating gate and use where needed with out any optimization. The proposed modeling technique has been applied to various-sized MOS transistors. Excellent agreement the measurement data and the simulation results using extracted substrate network model up to 30GHz.

• Proceedings of the Korea Society for Industrial Systems Conference
• /
• 2002.11a
• /
• pp.363-370
• /
• 2002

A substrate network model characterizing substrate effect of submicron MOS transistors for RF operation and its parameter extraction with physically meaningful values are presented. The proposed substrate network model includes a single resistance and inductance originated from ring-type substrate contacts around active devices. Model parameters are extracted from S-parameter data measured from common-bulk configured MOS transistors with floating gate and use where needed with out any optimization. The proposed modeling technique has been applied to various-sized MOS transistors. Excellent agreement the measurement data and the simulation results using extracted substrate network model up to 30㎓

• Proceedings of the KIPE Conference
• /
• 2018.11a
• /
• pp.121-122
• /
• 2018

리튬 인산철(LFP, $LiFePo_4$) 배터리의 경우 다른 종류의 배터리에 비해 내부 파라미터가 비선형적인 단점이 있다. 일반적인 배터리 등가회로 모델을 적용 시, 비선형성으로 인해 추정 성능이 감소한다. 배터리 등가회로 모델을 기반인 확장 칼만 필터(EKF, Extended Kalman Filter)를 통해 SOC (State of Charge) 추정 시 추정성능이 감소할 수 있다. 따라서 본 논문은 LFP 배터리의 SOC 추정 성능 향상을 위해 실시간 파라미터 관측기를 통한 배터리 등가회로 모델을 기반으로 EKF의 내부 파라미터를 분석하고 이에 따른 차등 모델을 제안한다.

• Proceedings of the KIPE Conference
• /
• 2017.11a
• /
• pp.155-156
• /
• 2017

본 논문에서는 단일 셀과 배터리 팩의 전기적 특성 실험 기반 내부 파라미터를 추출하고 등가회로 모델에 적용하여 시뮬레이션 및 검증을 진행하였다. 본 논문에서는 임의로 선정한 단일 셀에 대한 파라미터를 추출하여 스크리닝이 이상적으로 되었다는 가정 하에 팩 단위로 확장한다. 단일 셀에서 확장된 파라미터와 배터리 팩 자체의 파라미터를 구하여 시뮬레이션 결과를 실제 전압과 비교하여 검증한다.

• Proceedings of the Optical Society of Korea Conference
• /
• 1988.06a
• /
• pp.98-103
• /
• 1988

1983년 10월에 개최된 제 17차 국제도량형 총회에서 '미터는 비칭 진공속에서 299 792 458분의 1초동안 진행한 경로의 길이이다.'로 정의 됨에 따라서 미터의 현장장비인 분자의 초미세 구조 흡수선에 주파수 안정화한 레이저의 광주파수 및 진공파장이 표준선으로 추천되었다. (1) 본 연구에서는 이들 주파수 안정화 레이저 중 하나인 옥소안정화 헬륨 네온 레이저 (파장 633㎚)를 개발하고 이에 대한 연구의 결과를 기술하였다.

• Journal of the Institute of Electronics Engineers of Korea SC
• /
• v.39 no.6
• /
• pp.1-8
• /
• 2002

This paper presents a generalized minimum-variance self-tuning controller with a PID structure using neural network which adapts to the changing parameters of the nonlinear system with nonminimum phase behavior and time delays. The neural network is used to estimate the controller parameters, and the control output is obtained through estimated controller parameter. In order to demonstrate the effectiveness of the proposed algorithm, the computer simulation is done to adapt the nonlinear nonminimum phase system with time delays and changed system parameter after a constant time. The proposed method compared with direct adaptive controller using neural network.

• Journal of the Korean Institute of Intelligent Systems
• /
• v.11 no.6
• /
• pp.500-504
• /
• 2001

The present approach based on the genetic algorithm with improved selections of bonds was adopted to extract a bridged T equivalent circuit elements of $\times10\mu m^2$InGaP/GaAs HBT. the small-signal model parameters were extracted using the genetic algorithm from S-parameters measured at different frequencies under multiple forward-active biases, which demonstrate physically meaningful values and consistency. The agreement between the measured and modeled S-parameters is excellent over the frequency range of 2 to 26.5GHz.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.41 no.12
• /
• pp.21-26
• /
• 2004

In this paper, a direct method is developed to extact RF equivalent circuit of a packaged BJT without optimization. First, parasitic components of plastic package are removed from measured S-parameters using open and short package patterns. Using package do-embedded S-parameters, a direct and simple method is proposed to extract bonding wire inductance and chip pad capacitance between package lead and chip pad. The small-signal model parameters of internal BJT are next determined by Z and Y-parameter formula derived from RF equivalent circuit. The modeled S-parameters of packaged BJT agree well with measured ones, verifying the accuracy of this new extraction method.

• Proceedings of the Korean Society for Emotion and Sensibility Conference
• /
• 2003.05a
• /
• pp.148-153
• /
• 2003

본 논문에서는 심근허혈 질환을 효율적으로 분류하기 위한 신경망을 설계하였다. European ST-T DB의 심전도로부터 ST 분절의 특징을 추출하여 입력노드를 결정하고 10개의 학습률과 학습 횟수에 따른 신경망의 MES를 계산하였다. 실험 결과 특징 파라미터의 조합을 ST0, ST80, Slope, Area로 하였을 때 MSE를 가장 작았다. 이러한 특징 파라미터를 이용하여 신경망의 입력으로 학습시킨 경우 학습 횟수의 증가에 따라 MSE가 지수합수적으로 감소하였으며 1,000회 이상에서는 둔하게 감소하였다. 또한 학습 횟수가 5,000회, 10,000회, 15,000회 각각의 경우에 대하여 학습률을 0.01부터 0.7까지 증가시키면서 MSE를 계산한 결과 학습 횟수가 증가할수록 MSE를 최소로 하는 최적학습률이 0.1부터 0.04까지 감소하였다.

• Journal of the Institute of Electronics and Information Engineers
• /
• v.52 no.11
• /
• pp.36-43
• /
• 2015

A pixel-level readout circuit is studied for 2-dimensional microbolometer focal plane arrays (FPAs). A current mirroring injection (CMI) input circuit with 2-step current-mode bias suppression is proposed for a pixel-level architecture with high responsivity and long integration time. The proposed circuit has been designed using a $0.35-{\mu}m$ 2-poly 4-metal CMOS process for a $320{\times}240$ microbolometer array with a pixel size of $50{\mu}m{\times}50{\mu}m$. The proposed 2-step bias-current suppression has sufficiently low calibration error with wide calibration range, and the calibration range and error can be easily optimized by controlling some design parameters. Due to high responsivity and a long integration time of more than 1 ms, the noise equivalent temperature difference (NETD) of the proposed circuit can be improved to 26 mK, which is much better than that of the conventional circuits, 67 mK.