1 |
M. P. J. Mergens, W. Wilkening, S. Mettler, H. Wolf, A. Stricker, and W. Fichtner, "Anylysis of DMOS power devices under ESD stress conditions", IEEE Trans. Electron Devices, 47, pp. 2128-2137, 2000.
DOI
ScienceOn
|
2 |
S. Dabral and T. J. Maloney, Basic ESD and I/O Design (John Wiley, New York, 1998).
|
3 |
B. C. Jeon, S. C. Lee, J. K. Oh, S. S. Kim, M. K. Han, Y. I. Jung, H. T. So, J. S. Shim, and K. H. Kim, "ESD characterization of grounded-gate NMOS with 0.35 um/18V technology employing transmission line pulser (TLP) test", in Proc. EOS/ESD Symp., pp. 365-375, 2002.
|
4 |
K. H. Kim, Y. I. Jung, J. S. Shim, H. T. So, J. H. Lee, L. Y. Hwang, and J. W. Park, "Illumination of double snapback mechanism in high voltage operating grounded gate extended drain n-type metal-oxide-semiconductor field effects transistor electro-static discharge protection devices", Jpn. J. Appl. Phys. 43, pp. 6930-6936, 2004.
DOI
|
5 |
A. Chatterjee and T. Polgreen, "A low-voltage triggering SCR for on-chip ESD protection at output and input pads", IEEE Electron Device Lett. 12, pp. 21-22, 1991.
DOI
ScienceOn
|
6 |
J. H. Lee, J. R. Shih, C. S. Tang, K. C. Liu, Y. H. Wu, R. Y. Shiue, T. C. Ong, Y. K. Peng, and J. T. Yue, "Novel ESD protection structure with embeded SCR LDMOS for smart power technology", in Proc. IEEE 40th Annu. Int. Reliability Physics. Symp. pp. 156-161, 2002.
|
7 |
M. D. Ker, H. H. Chang, and C. Y. Wu, "A gate-coupled PTLSCR/NTLSCR ESD protection circuit for deep-submicron low-voltage CMOS ICs", IEEE J. Solid- State Circuits, 32, pp. 38-51, 1997.
DOI
ScienceOn
|
8 |
C. H. Lai, M. H. Liu, S. Su, T. C. Lu, and S. Pan, "A noble gate-coupled SCR ESD protection structure with high Latch-up immunity for high-speed I/O pads, IEEE Electron Device Lett. 25, pp. 328-330, 2004.
DOI
ScienceOn
|
9 |
M. D. Ker, "Lateral SCR devices with low-voltage high-current triggering characteristics for output ESD protection in submicron CMOS technology", IEEE Trans. Electron Devices, 45, pp. 849-860, 1998.
DOI
ScienceOn
|
10 |
M. P. J. Mergens, C. C. Russ, K. G. Verhaege, J. Armer, P. C. Jozwiak, R. P. Mohn, B. Keppens, C.S. Trinh, "Speed optimized diode-triggered W\SCR (DTSCR) for RF ESD protection of ultra-sensitive IC nodes in advanced technologies", IEEE Trans. Device and Materials Reliability, 5, pp.532-542, 2005.
DOI
ScienceOn
|
11 |
M. Streibl, K. Esmark, A. Sieck, W. Stadler, M. Wendel, J. Szatkowski, and H. Goner, "Harnessing the base-pushout effect for ESD protection in bipolar and BiCMOS technologies", in Proc. EOS/ESD Symp., pp. 73-82, 2002.
|
12 |
양준원, 서용진, "고전압용 LDI 칩의 정전기 보호를 위한 EDNMOS 소자의 특성 개선", 통신위성우주산업연구회논문지 제7권 제2호, pp.18-24. 2012.
|
13 |
TSUPREM4TM Process Simulator, User's Manual (Avanti Co.)
|
14 |
DESSISTM Device Simulator, User's Manual (ISE Inc.)
|
15 |
J. E. Barth, K. Verhaege, L. G. Henry and J. Richner: IEEE Trans. Electron. Packaging Manufact. 24 p. 99, 2001.
DOI
|