A Wear-leveling Scheme for NAND Flash Memory based on Update Patterns of Data |
Shin, Hyo-Joung
(성균관대학교 임베디드소프트웨어학과)
Choi, Don-Jung (성균관대학교 전자전기컴퓨터공학과) Kim, Bo-Keong (성균관대학교 임베디드소프트웨어학과) Yoon, Tae-Bok (성균관대학교 전자전기컴퓨터공학과) Lee, Jee-Hyong (성균관대학교 전자전기컴퓨터공학과) |
1 | J. Kim, J. Kim, S. H. Noh, Y. Cho, "A Space- efficient Flash Translation Layer for Compactflash Systems", IEEE Transaction on Consumer Electronics, vol. 48, no. 2, pp. 366-375, 2002. DOI |
2 | S. W. Lee, D. J. Park, T. S. Chung, D. H. Lee, S. W. Park, H. J. Song, "A Log Buffer-based Flash Translation Layer using Fully-associative Sector Translation", ACM Embedded Computing Systems, vol. 6, no. 3, article 18, 2007. |
3 | L. Chang, "On Efficient Wear Leveling for Large -scale Flash-memory Storage Systems", Symposium on Applied Computing, pp. 1126 -1130, 2007. |
4 | M. L. Chiang, Paul C. H. Lee, and R. C. Chang,"Using Data Clustering to Improve Cleaning Performance for Flash Memory", Software Practice & Experience, vol. 29, no.3, pp.267-290, 1999. DOI |
5 | Samsung Electronics. "K9F1208U0C Flash Memory datasheet", Available: http://www.samsung. com, 2006, [Accessed: November 1, 2010] |
6 | S. W. Han, "Flash memory wear leveling system and method", United States Patent, No.6016275, 2000. |
7 | John Bucy, Greg Ganger, "DiskSim Storage Subsystem Simulation Environment (Version 3.0)", Available: http://csl.cse.psu.edu, 2003, [Accessed: November 1, 2010] |