1 |
K.D Kim, "A Study on the Novel SCR Nano ESD Protection Device Design and Fabrication," j.inst.Korean.electr.electron.eng, vol. 9, no. 2, pp. 83-91, 2005.
|
2 |
Jong-Il Won, Samuell Shin, Ka-San Ha, Jong-Ki Kwon and Yong-Seo Koo, "The Novel SCR-Based ESD Protection Device with High Holding Voltage," IEEE International Symposium on Circuits and Systems, pp. 1779-1782, 2009. DOI : 10.1109/ISCAS.2009.5118121
|
3 |
Albert Z. H. Wang, On-Chip ESD Protection for Integrated Circuits (2nd ed.), Springer, 2002.
|
4 |
M.D. Ker and C.C. Yen, "Investigation and Design of On-Chip Power-Rail ESD Clamp Circuits Without Suffering Latch up-Like Failure During System-Level ESD Test," IEEE J . Solid-State Circuits, vol. 43, no. 11, pp. 2533-2545, 2008.\ DOI : 10.1109/JSSC.2008.2005451
DOI
|
5 |
O. Quittard, Z. Mrcarica, F. Blanc, G. Notermans, T. Smedes, and H.van Zwol, "ESD protection for high-voltage CMOS technologies," EOS/ESD Symp, pp. 77-86, 2006.
|