1 |
Chen Zhiyong, Huang Qiyu, Gong Dawei, "Introduction of BCD Process," Semiconductor Technology, Vol.31, No.9, pp.641-644, 2006
|
2 |
A. Moscatelli et al., "LDMOS implementation in a 0.35 um BCD technology(BCD6)," ISPSD, pp.419-422, 2004
|
3 |
D. Riccardi et al., "BCD8 form 7V to 70V: a new 0.18 um technology platform to address the evolution of applications towards smart power ICs with high logic contents," ISPSD, pp.73-76, 2007
|
4 |
A. Andreini, C. Contiero, and P.Galbiati, "A new integrated silicon gate technology combining bipolar linear, CMOS logic, and DMOS power parts," IEEE Trans. Electron Devices, Vol.33, pp.2025-2030, 1996
|
5 |
Adriaan W., Ludikhuize, "A Review of RESURF Technology," ISPSD, pp.11-18, 2000
|
6 |
J. Appels, H. Vaes, J. Verhoeven, "HV thin-layer devices (Resurf devices)," IEDM, pp.238-241, 1979
|
7 |
J. Appels, M. collet, P. Hart, H. Vaes, J. Verhoeven, "Thin-layer HV-devices," Philips Journal Research.35, pp.1-13, 1980
|
8 |
Udrea, F., "Advanced 3D RESURF devices for power integrated circuits," Semiconductor Conference, CAS 2002 Proceedings. International, Vol.2, pp.229-238, 2002
|