Design of PMOS-Diode Type eFuse OTP Memory IP |
Kim, Young-Hee
(Department of Electronic Engineering, Changwon National University)
Jin, Hongzhou (Department of Electronic Engineering, Changwon National University) Ha, Yoon-Gyu (Department of Electronic Engineering, Changwon National University) Ha, Pan-Bong (Department of Electronic Engineering, Changwon National University) |
1 | http://www.ti.com/lit/pdf/slyy169. |
2 | Y. J. Han et al., "스위치드 커패시터를 이용한 SiC MOSFET용 음전압 게이트 구동 회로," 2017년도 대한전기학회 창립 70주년 기념 하계학술대회 논문집, pp. 12-14, July 2017. |
3 | S. H. Kulkarni et al., "A 4kb metal-fuse OTP-ROM macro featuring a 2V programmable 1T1R bit cell in 32nm high-k metal-gate CMOS," IEEE Journal of Solid-State Circuits, vol. 45, no. 4, pp. 863-868, April 2010. DOI |
4 | W. Y. Jung et al, "Design of eFuse OTP Memory with Wide Operating Voltage Range for PMICs," Journal of Semiconductor Technology and Science, vol. 18, no. 1, pp. 115-122, Jan. 2014. |
5 | N. Robson et al., "Electrically Programmable Fuse (eFuse): From Memory Redundancy to Autonomic Chips", Proceedings of Custom Integrated Circuits Conference, pp. 799-804, Sep. 2007. |
6 | J. H. Lee et al., "Design of an Asynchronous eFuse One-Time Programmable Memory IP of 1 Kilo Bits Based on a Logic Process," JKIICE, vol. 20, no. 2, pp. 306-316, July 2009. |
7 | D. H. Kim et al., "Design and measurement of a 1kBit eFuse one-time programmable memory IP based on a BCD process," IEICE Trans. Electron, vol. E93-C, no. 8, pp. 1365-1370, Aug. 2010. DOI |
8 | Y. Ren et al., "Design of Logic eFuse OTP Memory IP," JKIICE, vol. 20, no. 2, pp. 317-326, Feb. 2016. |
9 | S. H. Lee et al, "Design of an NMOS-Diode eFuse OTP Memory IP for CMOS Image Sensors," JKIICE, vol. 20, no. 2, pp. 306-316, Feb 2016. |
10 | M. H. Kim et al., "Design of 5V NMOS-Diode eFuse OTP IP for PMICs," JKIIECT, vol. 10, no. 2, pp. 168-175, April 2017. |
11 | H. Park et al., "Design of Small-Area Dual-Port eFuse OTP Memory IP for Power ICs", JKIIECT, vol. 8, no. 4, pp. 310-318, Aug. 2015. |