Browse > Article

Performance Evaluation of Networks with Buffered Switches  

Shin, Tae-Zi (울산대학교 전기전자정보시스템공학부)
Nam, Chang-Woo (울산대학교 전기전자정보시스템공학부)
Yang, Myung-Kook (울산대학교 전기전자정보시스템공학부)
Publication Information
Journal of KIISE:Information Networking / v.34, no.3, 2007 , pp. 203-217 More about this Journal
Abstract
In this paper, a performance evaluation model of Networks with the multiple-buffered crossbar switches is proposed and examined. Buffered switch technique is well known to solve the data collision problem of the switch networks. The characteristic of a network with crossbar switches is determined by both the connection pattern of the switches and the limitation of data flow in a each switch. In this thesis, the evaluation models of three different networks : Multistage interconnection network, Fat-tree network, and other ordinary communication network are developed. The proposed evaluation model is developed by investigating the transfer patterns of data packets in a switch with output-buffers. Two important parameters of the network performance, throughput and delay, are evaluated. The proposed model takes simple and primitive switch networks, i.e., no flow control and drop packet, to demonstrate analysis procedures clearly. It, however, can not only be applied to any other complicate modern switch networks that have intelligent flow control but also estimate the performance of any size networks with multiple-buffered switches. To validate the proposed analysis model, the simulation is carried out on the various sizes of networks that uses the multiple buffered crossbar switches. It is shown that both the analysis and the simulation results match closely. It is also observed that the increasing rate of Normalized Throughput is reduced and the Network Delay is getting bigger as the buffer size increased.
Keywords
crossbar switch; buffer; throughput; delay; analysis; simulation;
Citations & Related Records
연도 인용수 순위
  • Reference
1 Cisco Systems Inc., 'Catalyst 8500 Campus Switch Router Architecture,' http://www.cisco.com/warp/pubic/cc/cisco/mkt/switch/cat/8500/tech/8510_wp.htm
2 Cisco Systems Inc., 'Next Generation ClearChannel Architecture for Catalyst 1900/2820 Ethernet Switches,' http://www.cisco.com/warp/pubic/cc/cisco/mkt/switch/cat/c1928/tech/n wgen_wp.htm
3 F. Tobagi, 'Fast Packet Switch Architectures for Broadband Integrated Networks,' Proc. of the IEEE, Vol.78, No.1, pp.133-167, Jan 1990   DOI   ScienceOn
4 Youngsik Kim, Oh-Young Kwon, Tack-Don Han, Youngsong Mun, 'Design and performance analysis of the Practical Fat Tree Network using a butterfly network,' Journal of systems Architecture 43, pp.355-363, 1997   DOI   ScienceOn
5 C.E. Leiserson, 'Fat trees : universal networks for hardware-efficient supercomputing,' IEEE Trans. on Computers Vol.c-34, No.10. pp.892-901, Oct. 1985
6 Myung K Yang and Tae Z Shin, 'Performance Evaluation of the Buffered MIN with $a{\times}a$ Switches,' KISS Conf. on Parallel Processing, pp.244-246, Nov. 2000
7 Alunweiri H.M, Aljunaidi H, Beraldi R, 'The Buffered Fat-Tree ATM switch,' Global Telecommunication Conference, 1995. GLOBECOM '95., IEEE Volume: 2, 1995, Page(s): 1209-1215 vol.2   DOI
8 Y. Mun and H. Y. Youn, 'Performance Analysis of Finite Buffered Multistage Interconnection Networks,' IEEE Trans. on Computers, Vol.43, No.2, pp.153-162, Feb. 1994   DOI   ScienceOn
9 Chita R. Das and Prasant Mohapatra, 'Performance Analysis of Finite-Buffered Asynchronous Multistage Interconnection Networks,' IEEE Trans. on Parallel and Distributed systems, Vol.7, No.1, pp. 18-25, Jun 1996   DOI   ScienceOn
10 H. Y. Youn and H. S. Choo, 'Performance Enhancement of Multistage Interconnection Networks with Unit Step Buffering,' IEEE Trans. on Communications, Vol.47, No.4. pp.618-630, APR. 1999   DOI   ScienceOn
11 Sabine R. Ohring, Maximilian Ibel, Sajal K.Das, Mohan J. Kumar 'On Generalized Fat trees,' Parallel Processing Symposium, 1995. Proceedings, 9th International, 1995, Page(s): 37-44   DOI
12 Ronald I.Greenberg, Lee Guan, 'An Improved Analytical Model for Wormhole Routed Networks with Application to Buterfly Fat-trees,' Parallel Processing, 1997., Proceedings of the 1997 International Conference on, 1997, Page(s): 44-48   DOI
13 H. Yoon, K. Y. Lee, and M. T. Liu, 'Performance Analysis of Multibuffered Packet-Switching Networks in Multiprocessor Systems,' IEEE Trans. on Computers, Vol.C-39, No.3. pp.319-327, Mar. 1990   DOI   ScienceOn
14 S. H. Byun, D. K. Sung, 'The UniMIN Switch Architecture for Large-Scale ATM Switches,' IEEE Trans. on Networking, Vol.8, No.1, pp.109-120, Feb. 2000   DOI   ScienceOn
15 V. P. Kumar and S. M. Reddy, 'Augmented Shuffle-Exchange Multistage Interconnection Networks,' IEEE Computer, Jun. 1987   DOI   ScienceOn
16 A. Landin, E. Haggersten and S. Haridi, 'Race-free interconnection network and multiprocessor consistency,' Proceedings of the 18th Annual Symposium on Computer Architecture, Vol.19, No.3, Toronto, Canada (May 1991), pp.106-115   DOI