1 |
P. Rashinkar, P. Paterson, and L. Singh, System-on-a-chip Verification: Methodology and Technique, Kluwer Academic Publishers, Dec., 2000.
|
2 |
B. Wile, J. Goss, and W. Roesner, Comprehensive Functional Verification: The Complete Industry Cycle (Systems on Silicon), Elsevier, June, 2005.
|
3 |
Kyuho Shim, Youngrae Cho, Namdo Kim, Hyuncheol Baik, Kyungkuk Kim, Dusung Kim, Jaebum Kim, Byeongun Min, Kyumyung Choi, Maciej Ciesielski, and Seiyang Yang, "A Fast Two-pass HDL Simulation with On-Demand Dump", Asia and South Pacific Design Automation Conference, 2008. pp.422-427, 2008.
|
4 |
Kyuho Shim et al., "Simulation method based on design checkpoint for efficient debugging", Journal of KIPS-A Vol.19, No.3, Korean Information Processing Society (KIPS), pp.113-120, 2012.
과학기술학회마을
DOI
ScienceOn
|
5 |
S. Y. Hwang, T. Blank, and K. Choi, "Incremental functional simulation of digital circuits'', Proc. International Conference of Computer-Aided Design, pp.392-395, Nov., 1987.
|
6 |
S. Y. Hwang, T. Blank, and K. Choi, "Fast Functional Simulation: An Incremental Approach", IEEE Transaction on CAD, Vol.7, pp.765-774, 1988.
DOI
ScienceOn
|
7 |
Namdo Kim, Junhyuk Park, Byeong Min, K.M. Choi, Kyuho Shim and Seiyang Yang, "Smart Debugging Strategy for Billion-Gate SOCs", User Track, 47th Design Automation Conference, June, 2010.
|
8 |
J. Marantz, "Enhanced Visibility and Performance in Functional Verification by Reconstruction" Proc. 35th Design Automation Conference, pp.164-169, June, 1998.
|
9 |
Yu-Chin Hsu, "Maximizing Full-Chip Simulation Signal Visibility for Efficient Debug", International Symposium on VLSI Design, Automation and Test, pp.1-5, 2007.
|
10 |
IUS Simulator Usermanual, Cadence Design Systems (http://www.cadence.com)
|