| 1 |
Sai Kit Lau, Philip K. T. Mok, Ka Nang Leung, 'A Low-Dropout Regulator for SoC With Q-Reduction', IEEE J. Solid-State Circuits, vol. 42, pp. 658-664, March 2007
DOI
ScienceOn
|
| 2 |
Ka Nang Leung and Philip K. T. Mok, 'Analysis of multistage Amplifier-Frequency Compensation', IEEE Transactions on Circuits and Systems-I, vol. 48, pp. 1041-1056, Sep. 2001
DOI
ScienceOn
|
| 3 |
Volodymyr Kratyuk, Pavan Kumar Hanumolu, Un-Ku Moon, Kartikeya Mayaram, 'A Design Procedure for All-Digital Phase-Locked Loops Based on a Charge-Pump Phase-Locked-Loop Analogy', IEEE Transactions on Circuits and Systems-II, vol. 54, pp. 247-251, March 2007
DOI
ScienceOn
|
| 4 |
T. Olsson, P. Nilsson, 'A Digitally Controlled PLL for SoC Applications', IEEE J. Solid-State Circuits, vol. 39, pp. 751-760, May 2004
DOI
ScienceOn
|
| 5 |
M. H. Perrott, 'Behavioral simulation of fractional-N frequency synthesizers and other PLL circuits,' IEEE Design & Test of Computers, vol. 19, pp. 74-83, Jul. 2002
|
webmaster
