1 |
S. Pasricha and N. Dutt, On-chip communication architectures: System on chip interconnect, Morgan Kaufmann, Burlington, USA, 2008.
|
2 |
A. Karkar et al., A Survey of emerging interconnects for on-chip efficient multicast and broadcast in many-cores, IEEE Circ. Syst. Mag. 16 (2016), 58-72.
DOI
|
3 |
S. J. Hollis et al., Exploiting emergence in on-chip interconnects, IEEE Trans. Comput. 63 (2014), 570-582.
DOI
|
4 |
J. Kim et al., A cost-effective latency-aware memory bus for symmetric multiprocessor systems, IEEE Trans. Comput. 57 (2008), 1714-1719.
DOI
|
5 |
A. Assad et al., A survey on energy-efficient methodologies and architectures of network-on-chip, Comput. Elect. Eng. 40 (2014), 333-347.
DOI
|
6 |
T. R. Nikolic et al., Improving fault-tolerance capability of on-chip binary CDMA bus, J. Supercomput. 72 (2016), 275-294.
DOI
|
7 |
M. B. Slimane, I. B. Hafaiedh, and R. Robbana, Formal-based design and verification of SoC arbitration protocols: A comparative analysis of TDMA and Round-Robin, IEEE Des. Test 34 (2017), 54-62.
|
8 |
D. Siguenza-Tortosa, T. Ahonen, and J. Nurmi, Issues in the development of a practical NoC: The Proteo concept, Integr. VLSI J. 38 (2004), 95-105.
DOI
|
9 |
J. Wang et al., A new parallel CODEC technique for CDMA NoCs, IEEE Trans. Indust. Elect. 65 (2018), 6527-6537.
DOI
|
10 |
M. Kim, D. Kim, and G. E. Sobelman, Adaptive scheduling for CDMA-based networks-on-chip, in Proc. Int. IEEE-NEWCAS Conf. (Quebec, Canada), June, 2005, pp. 357-360. https://doi.org/10.1109/NEWCAS.2005.1496682
DOI
|
11 |
J. Wang, Z. Lu, and Y. Li, A new CDMA encoding/decoding method for on-chip communication network, IEEE Trans. VLSI Syst. 24 (2016), 1607-1611.
DOI
|
12 |
J. Kim, I. Verbauwhede, and M.-C. F. Chang, Design of an interconnect architecture and signaling technology for parallelism in communication, IEEE Trans. VLSI Syst. 15 (2007), 881-894.
DOI
|
13 |
J. Nurmi (ed.), Interconnect-Centric Design for Advanced SoC and NoC, Kluwer Academic Publishers, Dordrecht, The Netherlands, 2004.
|
14 |
K. E. Ahmed, R. Rizkand, and M. M. Farag, Overloaded CDMA crossbar for network on chip, IEEE Trans. VLSI Syst. 25 (2017), 1842-1855.
DOI
|
15 |
W. Lee and G. E. Sobelman, Semi-distributed scheduling for flexible codeword assignment in a CDMA network-on-chip, in Proc. IEEE 8th Int. Conf. ASIC (Changsha, China), 2009, pp. 431-434. https://doi.org/10.1109/ASICON.2009.5351263
DOI
|
16 |
C. Hamacher et al., Computer Organization and Embedded Systems 6th ed, McGraw-Hill Education, New York, 2012.
|
17 |
B. Golubov, A. Efimov, and V. Skvortsov, Walsh Series and Transforms: Theory and Applications, Kluwer Academic Publishers, Dordrecht, The Netherlands, 1991.
|
18 |
A. M. Chan et al., Low-Complexity Localized Walsh Decoding for CDMA Systems, in Proc. IEEE Military Comm. Conf. MILCOM (Washington, DC, USA), 2006, pp. 1-6.
|
19 |
R. H. Bell et al., CDMA as a multiprocessor interconnect strategy, in Proc. Conf. record Asilomar Conf Signals, Syst. COmput. (Pacific Grove, CA, USA), Nov. 2001, pp. 1246-1250.
|
20 |
D. Sanchez, G. Michelogiannakis, and C. Kozyrakis, An Analysis of on-chip interconnection networks for large-scale chip multiprocessors, ACM Trans. Archit. Code Optimization 7 (2010), 1-28.
|
21 |
T. Nikolic, M. Stojcev, and G. Djordjevic, CDMA bus-based onchip interconnect infrastructure, Microel. Reliabil. 49 (2009), 448-459.
DOI
|
22 |
X. Wang, T. Ahonen, and J. Nurmi, Applying CDMA technique to network-on-chip, IEEE Trans. VLSI Syst. 15 (2007), 1091-1100.
DOI
|
23 |
D. Kim, M. Kim, and G. E. Sobelman, CDMA-based network-onchip architecture, in Proc. IEEE Asia-Pacific Conf. Circuits Syst. (Tainan, Taiwan), Dec. 2004, pp. 137-140.
|
24 |
A. Kulmala, E. Salminen, and T. D. Hamalainen, Distributed bus arbitration algorithm comparison on FPGA-based MPEG-4 multiprocessor system on chip, IET Comput. Digital Techniq. 2 (2008), 314-325.
DOI
|
25 |
B. Halak, T. Ma, and X. Wei, A dynamic CDMA network for multicore systems, Microelectron. J. 45 (2014), 424-434.
DOI
|