1 |
M. Qureshi, V. Srinivasan, and J. Rivers, "Scalable high performance main memory system using phase-change memory technology," Proc. IEEE ISCA Conf., pp. 24-33, 2009.
|
2 |
E. Lee, H. Bahn, and S.H. Noh, "Unioning of the buffer cache and journaling layers with non-volatile memory," Proc. USENIX FAST Conf., pp. 73-80, 2013.
|
3 |
S. Lee, H. Bahn, and S. H. Noh, "CLOCK-DWF: a write-history-aware page replacement algorithm for hybrid PCM and DRAM memory architectures," IEEE Trans. Comput., vol. 63, no. 9, pp. 2187-2200, 2014.
DOI
ScienceOn
|
4 |
G. Dhiman, R. Ayoub, and T. Rosing, "PDRAM: a hybrid PRAM and DRAM main memory system," Proc. ACM/IEEE Design Automation Conf., pp.664-559, 2009.
|
5 |
P. Zhou, B. Zhao, J. Yang, and Y. Zhang, "A durable and energy efficient main memory using phase change memory technology," Proc. IEEE ISCA Conf., pp.14-23, 2009.
|
6 |
B. Yang, J. Lee, J. Kim, J. Cho, S. Lee, and B. Yu, "A low power phase-change random access memory using a data-comparison write scheme," Proc. IEEE Symp. Circuit and Syst., 2007.
|
7 |
S. Cho and H. Lee, "Flip-N-Write: a simple deterministic technique to improve PRAM write performance, energy and endurance," Proc. IEEE Symp. Microarchitect., 2009.
|
8 |
B.Wongchaowart, M. Iskander, and S. Cho, "A content-aware block placement algorithm for reducing PRAM storage bit writes," Proc. IEEE MSST Conf., pp.1-11, 2010.
|
9 |
M. Zhou, Y. Du, B. Childers, R. Melhem, and D. Mosse, "Writeback-aware partitioning and replacement for last-level caches in phase change main memory systems," ACM Trans. Architect. Code Optimization, vol. 8, no. 4, 2012.
|
10 |
H. Seok, Y. Park, K. Park, and K. Park, "Efficient page caching algorithm with prediction and migration for a hybrid main memory," Applied Comput. Review, vol. 11, no. 4, 2011.
|
11 |
E. Lee, J. Jang, T. Kim, and H. Bahn, "On-demand snapshot: an efficient versioning file system for phase-change memory," IEEE Trans. Knowledge & Data Engineering, vol. 25, no. 12, pp.2841-2853, 2013.
DOI
ScienceOn
|
12 |
E. Lee, S. Yoo, J. Jang, and H. Bahn, Shortcut-JFS: a write efficient journaling file system for phase change memory, Proc. IEEE MSST Conf., 2012.
|
13 |
E. Coffman and P. Denning, Operating Systems Theory, Prentice-Hall, pp.241-283, 1973.
|
14 |
R. Ramanujan, R. Agarwal, and G. Hinton, "Apparatus and method for implementing a multilevel memory hierarchy having different operating modes," US 20130268728 A1, Intel Corporation, 2013.
|
15 |
R. Carr and J. Hennessy, "WSCLOCK-a simple and effective algorithm for virtual memory management," Proc. ACM SOSP Conf., pp.87-95, 1981.
|
16 |
Valgrind, http://valgrind.org/
|
17 |
B. Nale, R. Ramanujan, M. Swaminathan, and T. Thomas, "Memory channel that supports near memory and far memory access," PCT/US2011/054421, Intel Corporation, 2013.
|
18 |
PCM product, http://www.micron.com/products/phase-change-memory, Micron, 2013.
|
19 |
R. L. Coulson, "Co-optimizing systems, OS, applications, SSDs and NVM," Proc. Non-Volatile Memories Workshop, 2012.
|
20 |
E. Lee, H. Bahn, S. Yoo, S. H. Noh, "Empirical study of NVM storage: an operating system's perspective and implications," Proc. IEEE MASCOTS Conf., 2014.
|