Browse > Article
http://dx.doi.org/10.5573/JSTS.2013.13.6.594

Analytical Eye-Diagram Determination for the Efficient and Accurate Signal Integrity Verification of Coupled Interconnect Lines  

Lee, Minji (Department of Electronics and Communication Engineering, Hanyang University)
Kim, Dongchul (Department of Electronics and Communication Engineering, Hanyang University)
Eo, Yungseon (Department of Electronics and Communication Engineering, Hanyang University)
Publication Information
JSTS:Journal of Semiconductor Technology and Science / v.13, no.6, 2013 , pp. 594-607 More about this Journal
Abstract
A new efficient analytical eye-diagram determination technique for coupled interconnect lines is presented. Two coupled lines are decoupled into isolated eigen modes; bit blocks for coupled lines, which are defined as a block of consecutive bits, are then represented with decoupled modes. The crosstalk effects within the bit blocks are taken into account. Thereby, the crucial input bit patterns for the worst case eye-diagram determination are modeled mathematically, including inter-symbol interference (ISI). The proposed technique shows excellent agreement with the SPICE-based simulation. Furthermore, it is very computation-time-efficient in the order of magnitude, compared with the SPICE simulation, which requires numerous pseudo-random bit sequence (PRBS) input signals.
Keywords
Eye-diagram; jitter; transmission line; inter-symbol interference (ISI); signal integrity;
Citations & Related Records
연도 인용수 순위
  • Reference
1 International technology roadmap for semiconductors, 2009. [Online]. Available: http://www.itrs.net.
2 R. Nair, "Effect of increasing chip density on the evolution of computer architectures," IBM J. Res. & Dev., vol. 46, no. 2/3, pp. 223-234, Mar./May 2002.   DOI
3 R. Berridge et al., "IBM POWER6 microprocessor physical design and design methodology," IBM J. Res. & Dev., vol. 51, no. 6, pp. 685-714, Nov. 2007.   DOI
4 N. Kurd, P. Mosalikanti, M. Neidengard, J. Douglas, and R. Kumar, "Next generation $Intel^{(R)}$ $core^{TM}$ micro-architecture (Nehalem) clocking," IEEE J. Solid-State Circuits, vol. 44, no. 4, pp. 1121-1129, Apr. 2009.   DOI   ScienceOn
5 M. Bohr, "The new era of scaling in an SoC world," in Proc. ISSCC, 2009, pp. 23-28.
6 Y. Kudoh, M. Fukaishi, and M. Mizuno, "A 0.13- Zm CMOS 5-Gb/s 10-m 28AWG cable transceiver with no-feedback-loop continuous-time postequalizer," IEEE J. Solid-State Circuits, vol. 38, no. 5, pp. 741-746, May 2003.   DOI   ScienceOn
7 D. N. de Araujo, J. Diepenbrock, M. Cases, and N. Pham, "Transmitter and channel equalization for high-speed server interconnects," in Proc. EPEP, 2003, pp. 221-224.
8 J. D. Meindl, "Beyond Moore's law: the interconnect era," IEEE Comput. Sci. Eng. Mag., vol. 5, no. 1, pp. 20-24, Jan./Fab. 2003.   DOI   ScienceOn
9 P. Pulici et al., "Signal integrity flow for system-inpackage and package-on-package devices," Proc. IEEE, vol. 97, no. 1, pp. 84-95, Jan. 2009.   DOI   ScienceOn
10 N. Ou, T. Farahmand, A. Kuo, S. Tabatabaei, and A. Ivanov, "Jitter models for the design and test of Gbps-speed serial interconnects," IEEE Des. Test. Comput., vol. 21, no. 4, pp. 302-313, Jul.-Aug. 2004.   DOI   ScienceOn
11 G. Breed, "Analyzing signals using the eye diagram," High Frequency Electronics, pp. 50-52, Nov. 2005.
12 B. Casper, M. Haycock, and R. Mooney, "An accurate and efficient analysis method for multi- Gb/s chip-to-chip signaling schemes," in Symp. VLSI Circuits Dig. Tech. Papers, 2002, pp. 54-57.
13 B. Casper et al., "Future microprocessor interfaces: analysis, design and optimization," in Proc. CICC, 2007, pp. 479-486.
14 R. Shi, W. Yu, Y. Zhu, C. Cheng, and E. S. Kuh, "Efficient and accurate eye diagram prediction for high speed signaling," in Proc. ICCAD, 2008, pp. 655-661.
15 W. Yu, R. Shi, and C. Cheng, "Accurate eye diagram prediction based on step response and its application to low-power equalizer design," IEICE Trans. Electron, vol. E92-C, no. 4, pp. 444-452, Apr. 2009.   DOI
16 W. Yao, Y. Shi, L. He, S. Pamarti, and Y. Hu, "Worst case timing jitter and amplitude noise in differential signaling," in Proc. ISQED, 2009, pp. 40-46.
17 J. Ren and K. S. Oh, "Multiple edge responses for fast and accurate system simulations," IEEE Trans. Adv. Packag., vol. 31, no. 4, pp. 741-748, Nov. 2008.
18 A. Tsuchiya, Y. Gotoh, M. Hashimoto, and H. Onodera, "Performance limitation of on-chip global interconnects for high-speed signaling," in Proc. CICC, 2004, pp. 489-492.
19 A. Tsuchiya, M. Hashimoto, and H. Onodera, "Optimal termination of on-chip transmission-lines for high-speed signaling," IEICE Trans. Electron, vol. E90-C, no. 6, pp. 1267-1273, Jun. 2007.   DOI
20 M. Hashimoto, J. Siriporn, A. Tsuchiya, H. Zhu, and C. Cheng, "Analytical eye-diagram model onchip distortionless transmission lines and its application to design space exploration," IEICE Trans. Fundamentals, vol. E91-A, no. 12, pp. 3474-3480, Dec. 2008.   DOI   ScienceOn
21 W. Guo, J. Lin, C. Lin, T. Huang, and R. Wu, "Fast methodology for determining eye diagram characteristics of lossy transmission lines," IEEE Trans. Adv. Packag., vol. 32, no. 1, pp. 175-183, Feb. 2009.   DOI   ScienceOn
22 K. S. Oh et al., "Accurate system voltage and timing margin simulation in high-speed I/O system designs," IEEE Trans. Adv. Packag., vol. 31, no. 4, pp. 722-730, Nov. 2008.   DOI   ScienceOn
23 D. Oh, J. Ren, and S. Chang, "Hybrid statistical link simulation technique," IEEE Trans. Compon. Packag. Manuf. Technol., vol. 1, no. 5, pp. 772-783, May 2011.   DOI   ScienceOn
24 J. Buckwalter, B. Analui, and A. Hajimiri, "Predicting data-dependent jitter," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 51, no. 9, pp. 453-457, Sep. 2004.   DOI   ScienceOn
25 B. Analui, J. F. Buckwalter, and A. Hajimiri, "Data-dependent jitter in serial communications," IEEE Trans. Microw. Theory Tech., vol. 53, no. 11, pp. 3388-3397, Nov. 2005.   DOI   ScienceOn
26 H. Zhu, C. Cheng, A. Deutsch, and G. Katopis, "Predicting and optimizing jitter and eye-opening based on bitonic step response," in Proc. EPEP, 2007, pp. 155-158.
27 D. Kim, H. Kim, and Y. Eo , "Analytical eyediagram determination for the efficient and accurate signal integrity verification of singal integrity verification of single interconnect lines," IEEE Trans. Comput.-Aided Des. Integr. Syst., vol. 31, no. 10, pp. 1536-1545, Oct. 2012.   DOI   ScienceOn
28 T. Kim and Y. Eo, "Analytical CAD models for signal transients and crosstalk noise of inductanceeffect- prominent multi-coupled RLC interconnect lines," IEEE Trans. Comput.-Aided Des. Integr. Syst., vol. 27, no. 7, pp.1214-1227, Jul. 2008.   DOI   ScienceOn
29 J. A. DeFalco, "Reflection and crosstalk in logic circuit interconnections," IEEE Spectrum, pp. 44-50, Jul. 1970.
30 HSPICE Signal Integrity User Guide Version A- 2008.03, Synopsys, Inc., Mountain View, CA.
31 MathWorks, MATLAB, [Online]. Available: http://www.mathworks.com