1 |
K. Mohanram and N. A. Touba, 'Lowering power consumption in concurrent checkers via input ordering,' IEEE Transactions on Very Large Scale Integration Systems, vol. 12, pp. 1234-1243, Nov. 2004
DOI
ScienceOn
|
2 |
J. J. Yi and D. J. Lija, 'An analysis of the amount of global level redundant computation in the SPEC 95 and SPEC 2000 benchmarks,' 2001 IEEE International Workshop on Workload Characterization, pp. 74-81, Dec. 2001
DOI
|
3 |
T. Kuroda and M. Hamada, 'Low power CMOS digital design for multimedia processors,' IEEE Journal of Solid-State Circuits, vol. 25, pp. 652-655, 2000
DOI
ScienceOn
|
4 |
W. Gao and S. Simmons, 'A study on the VLSI implementation of ECC for embedded DRAM,' IEEE Canadian Conference on Electrical and Computer Engineering, pp. 203-206, May 2003
|
5 |
M. Y. Hsiao, 'A class of optimal minimum odd-weight-column SEC-DED codes,' IBM J. of RES. and DEVELOP., vol. 14, pp. 395-401, July 1970
DOI
|
6 |
S. Ghosh, S. Basu and N. A. Touba, 'Reducing power consumption in memory ECC checkers,' International Test Conference, pp.1322-1331, 2004
DOI
|