1 |
R. Dame, G. Blanado, Vias, I. Novak, J. Miller and K. Hinckley, "Vias, Structural Details and their Effect on System Performance" in Proc. of DesignCon 2012, Snata Clara, CA, USA, Jan/Feb. 2012.
|
2 |
S. Deng, J. Mao, T. H. Hubing, J. L. Drewniak, J. Fan, J. L. Knighten and N. W. Smith "Effects of Open Stubs Associated with Plated Through-Hole Vias in Backpanel Designs", in Proc. Int. Symp. Electromagn. Compat., pp. 1017-1022, Santa Clara, CA, USA, Aug. 2004.
|
3 |
B. Lee, X. Ye, R. Enriquez, K. Xiao, T. Ballou, and J. Johansson. "Design Optimization for Minimal Crosstalk in Differential Interconnect", DesignCon 2012.
|
4 |
X. Yem "Intentional and Un-intentional Far End Crosstalk Cancellation in High Speed Differential Link" Proc. Int. Symp. Electromagn. Compat, pp.14-19, Long Beach, CA, Aug. 2011
|
5 |
Suntives, A., A. Khajooeizadeh, and R. Abhari, "Using via fences for crosstalk reduction in PCB circuits", IEEE International Symposium on Electromagnetic Compatibility, Vol. 1, 34-37, Aug. 2006.
|
6 |
B. Eged, F. Mernyei, I. Novak, and P. Bajor, "Reduction of Far-End Crosstalk on Coupled Microstrip PCB Interconnect", Proc. IEEE Instrumentation and Measurement Tech., Hamamatsu, Japan, May 1994, vol. 1, pp. 287-290.
|
7 |
"BCM88750 Hardware Design Guidelines", April, 2013.
|
8 |
Cisco White Paper, "Cisco Visual Networking Index: Forecast and Methodology, 2012-2017", May 2013.
|
9 |
SC. Thierauf, "High-speed Circuit Board Signal Integrity", Artech House, 2004.
|