Browse > Article

An Effective Method to Manage the Transmitter's Buffer in the Data Link Layer of the PCI Express  

현유진 (영남대학교 대학원 전자공학과)
성광수 (영남대학교 전자정보공학부)
Publication Information
Abstract
The data link layer of the PCI Express must have the transmitting buffer that contains the packets to transmit next time. Also it must have the retry buffer that contains the packets which were already transmitted but have not been acknowledged by the corresponding target device. In the separated buffer architecture, the data link layer can not transmit the packets in the transmitting buffer if the reiry buffer space is not enough. In this paper, we propose an efficient buffer architecture which merges the transmitting buffer and the retry buffer to a single buffer. Since the proposed buffer can dynamically assign the size of the transmitting buffer and the retry buffer, it can improve the buffer usage efficiency and the data transfer efficiency. The simulation result shows that the proposed buffer has the higher data transfer efficiency than the separated buffer architecture about 39% when the total buffer size is 8K byte.
Keywords
PCI Express; Data Link Layer;
Citations & Related Records
Times Cited By KSCI : 1  (Citation Analysis)
연도 인용수 순위
1 Intel whitepaper, Advanced Switching for the PCI Express Architecture, http://www.intel.com/design/network/papers/251737.htm
2 Ravi Budruk, Don Anderson, and Tom Shanley, PCI Express System Architecture, MindShare, 2003
3 PCI SIG, PCI Express Base Specifications Revision 1.0a, PCI SIG, 2003
4 동역메카트로닉스연구소 기술 정보실, PCI 버스 해설과 인터페이스 카드 설계, 국제 테크노 정보 연구소, 2001
5 Edward Solari and George Willse, PCI hardware and software: architecture and design, Annabooks, 1998
6 Don Anderson and Tom Shabnley, PCI System Architecture, Mindshare, 1999
7 PCI SIG, PCI Local Bus Specification Revision 2.2, PCI SIG, 1998
8 http://www.pcisig.com