A Design of DLL-based Low-Power CDR for 2nd-Generation AiPi+ Application |
Park, Joon-Sung
(Department of Electronic Engineering, Konkuk University)
Park, Hyung-Gu (Department of Electronic Engineering, Konkuk University) Kim, Seong-Geun (Department of Electronic Engineering, Konkuk University) Pu, Young-Gun (Department of Electronic Engineering, Konkuk University) Lee, Kang-Yoon (Department of Electronic Engineering, Konkuk University) |
1 | Y. Moon, J. Choi, K. Lee, D. K. Jeong, and M. K. Kim, "An all-analog multiphase delay-locked loop using a replica delay line for wide-range operation and low-jitter performance," IEEE J. Solid-State Circuits, vol. 35, no. 3, pp. 377-384, Mar. 2000. DOI |
2 | C. C. Chung and C. Y. Lee, "A new DLL-based approach for all-digital multiphase clock generation," IEEE J. Solid-State Circuits, vol. 39, no. 3, pp. 469-475, Mar. 2004. DOI ScienceOn |
3 | Eunseok Song, Seung-Wook Lee, Jeong-Woo Lee, Joonbae Park, Soo-Ik Chae,, "A Reset-Free Anti-Harmonic Delay-Locked Loop Using a Cycle Period Detector," IEEE J. Solid-State Circuits, vol. 39, no 11, pp. 2055-2061, Oct. 2004. DOI |
4 | R Woogeun Rhee, Ainspan, H., Rylov, S., Rylyakov, A., Beakes, M., Friedman, D.; Gowda, S., Soyuer, M, "A 10-Gb/s CMOS clock and data recovery circuit using a secondary delay-locked loop," Custom Integrated Circuits Conference, 2003. Proceedings of the IEEE 2003, pp. 81 - 84, 2003. |
5 | Kuo-Hsing Cheng, Yu-Lung Lo, "A Fast-Lock Wide-Range Delay-Locked Loop Using Frequency-Range Selector for Multiphase Clock Generator", IEEE Trans. Circuits And Syst. II, vol. 54, no. 7, pp. 561-565, Jul. 2007. DOI |
6 | A. Young, J. K. Greason, and K. L.Wong, "A PLL clock generator with 5 to 110 MHz of lock range for microprocessors," IEEE J. Solid-State Circuits, vol. SC-27, pp. 1599-1607, Nov. 1992. |
7 | Gierkink, S.L.J.; "Low-Spur, Low-Phase-Noise Clock Multiplier Based on a Combination of PLL and Recirculating DLL With Dual-Pulse Ring Oscillator and Self-Correcting Charge Pump" ; Solid-State Circuits, IEEE Journal of Volume 43, Issue 12, pp. 2967 - 2976, Dec. 2008. |
8 | H. H. Chang, J. W. Lin, C. Y. Yang, and S. I. Liu, "A wide-range delay locked loop with a fixed latency of one clock cycle," IEEE J. Solid-State Circuits, vol. 37, no. 8, pp. 1021-1027, Aug. 2002. DOI ScienceOn |
9 | K. Minami et al., "A 1 GHz portable digital delay-locked loop with infinite phase capture ranges," IEEE ISSCC Dig. Tech. Papers, pp. 350- 351, Feb. 2000. |
10 | D. J. Foley and M. P. Flynn, "CMOS DLL-Based Clock Synthesizer and Temperature-Compensated Tunable Oscillator," IEEE Journal Os Solid-State Circuits, vol. 36, no. 3, March 2001. |
11 | Hyungki Huh; Yido Koo; Kang-Yoon Lee; Yeonkyeong Ok; Sungho Lee; Daehyun Kwon; Jeongwoo Lee; Joonbae Park; Kyeongho Lee; Deog-Kyoon Jeong; Kim, W.; "Comparison frequency doubling and Charge Pump matching techniques for dual-band fractional-N frequency synthesizer" ; Solid-State Circuits, IEEE Journal of Volume 40, Issue 11, Pp. 2228 - 2236, Nov. 2005 |
12 | Y. J. Jung, S. W. Lee, D. Shim, W. Kim, and S. I. Cho, "A dual-loop delay-locked loop using multiple voltage-controlled delay lines," IEEE J. Solid-State Circuits, vol. 36, no. 5, pp. 784-791, May 2001. DOI ScienceOn |
13 | Hyongsik Nam, Kwan Young Oh, Seon Ki Kim, Nam Deog Kim, Sang Soo Kim, "A cost-effective 60Hz FHD LCD Using 800Mbps AiPi Technology," KIDS J. Information 디스플레이, vol. 10, no. 1, pp. 37-44, Mar. 2009. |
14 | Yamguchi. K., Hori. Y., Nakajima. K., Suzuki. K., Mizuno. M., Hayama. H., "A 2.0Gb/s clock-embedded interface for full-HD 10b 120Hz LCD drivers with 1/5-rate noise-tolerant phase and frequency recovery," IEEE ISSCC Dig. Tech. Papers, pp. 192-193, Feb. 2009. |
15 | Coban A.L., Koroglu M.H, Ahmed K.A, "A 2.5-3.125-Gb/s quad transceiver with second-order analog DLL-based CDRs," IEEE J. Solid-State Circuits, vol. 40, no. 9, pp. 1940-1947, Sep. 2005. DOI |