Browse > Article

A Sensing Method of PoRAM with Multilevel Cell  

Lee, Jong-Hoon (Department of Nanoscale Semiconductor Engineering, Hanyang University)
Kim, Jung-Ha (Department of Electronics Computer Engineering, Hanyang University)
Lee, Sang-Sun (Department of Electronics Computer Engineering, Hanyang University)
Publication Information
Journal of the Institute of Electronics Engineers of Korea SD / v.47, no.12, 2010 , pp. 1-7 More about this Journal
Abstract
In this paper, we suggested a sensing method of PoRAM with the multilevel cell When a specific voltage is applied between top and bottom electrodes of PoRAM unit cell, we can distinguish cell states by changing resistance values of the cell. Especially, we can use the PoRAM as the multilevel cell due to have four stable resistance values per cell. Therefore, we proposed an address decoding method, sense amplifier and control signal for sensing of a multilevel cell. The sense amplifier is designed based on a current comparator that compared a cell current the cell with a reference current, and have a low input impedance for a amplification of the current. The proposed circuit was designed in a $0.13{\mu}m$ CMOS technology, we verified to sense each data "00", "01", "10", "10" by four states of a cell current.
Keywords
PoRAM; organic memory; MLC(multi level cell); current comparator; sense amplifier;
Citations & Related Records
Times Cited By KSCI : 3  (Citation Analysis)
연도 인용수 순위
1 K.T Park, M Kang. D Kim, S.W Hwang, B.Y Choi, Y.T Lee, C Kim, K Kim, "A zeroing cell-to-cell interference page architecture with temporary LSB storing and parallel MSB program scheme for MLC NAND flash memories", IEEE Journal of Solid-State Circuits vol.43, no. 4, pp. 919-927, January 2008.
2 Jung Ha Kim, Sang Sun Lee, "The 4bit Cell Array Structure of PoRAM and A Sensing Method for Drive this Structure", Journal of the Institute of Electronics Engineers of Korea, vol. 44 no. 6, pp. 45-50, 2007.   과학기술학회마을
3 J.G Park, W.S. Nam, S.H. Seo, Y.G. Kim, Y.H. oh, G.S. Lee, and U.G. Paik, "Multilevel Nonvolatile Small-Molecule Memory Cell Embedded with Ni Nanocrystals Surrounded by a NiO Tunneling Barrier", Nano Letters, vol. 9, no. 4, pp. 1713-1719, April 2009.   DOI   ScienceOn
4 Kang, D.-H., Lee, J.-H., Kong, J.H., Ha, D., Yu, J., Um, C.Y., Park, J.H., Jeong, H.S., "Two-bit Cell Operation in Diode-Switch Phase Change Memory Cells with 90nm Technology". VLSI Tech, 2008 Symposium on, pp. 98-99, June 2008.
5 Byung Do Yang, "A Low Power Phase-Change Random Access Memory Using A Selective Data Write Scheme", Journal of the Institute of Electronics Engineers of Korea, vol. 44 no. 1, pp. 45-50, 2007.   과학기술학회마을
6 Fuchs, G.D., Emley, N.C., Krivorotov, I.N., Braganca, P.M., Ryan, E.M., Kiselev, S.I., Sankey, J.C., (...), Katine, J.A., "Spin-transfer effects in nanoscale magnetic tunnel junctions", Applied Physics Letters, vol. 85, no. 7, pp. 1205-1207, August 2004.   DOI   ScienceOn
7 Young Ho Do, June Sik Kwak, and Jin Pyo Hong, " Resistive Switching Characteristics of TiO2 Films with Embedded Co Ultra Thin Layer", Journal of Semiconductor Technology and Science Vol .8 No. 1, pp.80-84, March 2008.   과학기술학회마을   DOI   ScienceOn
8 Liping Ma, Qianfei Xu, and Yang yang, "Organic nonvolatile memory by controlling the dynamic copper-ion concentration within organic layer", Appl. Phys. Letters, vol. 84, no. 24, pp. 4908 - 4910, June 2004.   DOI   ScienceOn
9 Kasemsuwan, V., Khucharoensin, S., "Highspeed low input impedance CMOS current comparator", IEEE International Symposium on Circuits and Systems 1, pp. I141-I144, May 2003.
10 C.Y. Ahn, J.H. Kim, J.H. Lee, S.S. Lee, "Read/Program/Erase operation and verify-algorithm for 1D1R polymer RAM", ITC-CSCC 2009, pp. 306-309, May 2009.