A Fault Dropping Technique with Fault Candidate Ordering and Test Pattern Ordering for Fast Fault Diagnosis |
Lee, Joo-Hwan
(Department of Electrical and Electronic Engineering, Yonsei University)
Lim, Yo-Seop (Department of Electrical and Electronic Engineering, Yonsei University) Kim, Hong-Sik (Department of Electrical and Electronic Engineering, Yonsei University) Kang, Sung-Ho (Department of Electrical and Electronic Engineering, Yonsei University) |
1 | H. D. Schnurmann, E. Lindbloom and R. G. Carpenter, "The weighted random test-pattern generator", in Transactions on Computers, Vol. C-24, pp. 695-700, 1975 |
2 | K. Shigeta and T. Ishiyama, "An improved fault diagnosis algorithm based on path tracing with dynamic circuit extraction", in Proceedings of International Test Conference, pp. 235-244, 2000 DOI |
3 | J. Lee, Y. Lim, H. Cho and S. Kang, "An accurate matching algorithm with essential factors for fault diagnosis", in Proceedings of International SoC design Conference, pp. 301-304, 2006 |
4 | H. K. Lee and D. S. Ha, "HOPE: an efficient parallel fault simulator for synchronous sequential circuits", in Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 15, pp. 1048-1058, 1996 DOI ScienceOn |
5 | P. R. Menon, Y. Levendel and M. Abramovici, "Critical path tracing in sequential circuits", in Proceedings of International Conference on Computer-Aided Design, pp. 162-165, 1988 DOI |
6 | TetraMax Reference Manual. Release 2004. 12, Synopsys Inc., Mountain View, CA, 2001 |
7 | Y. Karkouri, E. M Aboulhamid, E. Cerny and A. Verreault, "Use of fault dropping for multiple fault analysis", in Transactions on Computers, pp. 98-103, 1994 |
8 | J. Lee, Y. Lim and S. Kang, "A fault dropping technique using fault scores for fast fault diagnosis", in Proceedings of Korea Test Conference, 2007 |
9 | V. C. Vimjam and M. S. Hsiao, "Efficient fault collapsing via generalized dominance relations", in Proceedings of VISI Test Symposium, 2000 DOI |
10 | I. Pomeranz and S. M. Reddy, "The accidental detection index as a fault ordering heuristic for full-scan circuits", in Proceedings of Design, Automation and Test in Europe, pp. 1008-1013, 2005 DOI |