Characterization of the Dependence of the Device on the Channel Stress for Nano-scale CMOSFETs |
Han In-Shik
(Dept. of Electronics Engineering, Chungnam National University)
Ji Hee-Hwan (Dept. of Electronics Engineering, Chungnam National University) Kim Kyung-Min (Dept. of Electronics Engineering, Chungnam National University) Joo Han-Soo (Dept. of Electronics Engineering, Chungnam National University) Park Sung-Hyung (Dept. of Electronics Engineering, Chungnam National University) Kim Young-Goo (Dept. of Electronics Engineering, Chungnam National University) Wang Jin-Suk (MagnaChip semiconductor. Inc.) Lee Hi-Deok (MagnaChip semiconductor. Inc.) |
1 | G. Dorda, 'Piezoresistance in quantized conduction bands in silicon inversion layers', J. Appl, Phys., vol. 42, pp. 2053-2060, 1971 DOI |
2 | H. H. Ji, S. H. Park, Y. G. Kim, J. S. Wang, H. D. Lee, S. H. Beak, B. S. Song, H. K Bae, J. H. Jun, H. S Lee, Y. S. Kang, D. B. Kim and J. W. Park, 'Dependence of Analog and Digital Performances on Mechanical Film Stress of ILD Layer in Nano-Scale CMOSFETs', Jpn. J. Appl, Phys., vol. 44, pp. 2171-2175, Apr. 2005 DOI |
3 | G. Scott, J. Lutze, M. Rubin, F. Nouri and M. Manley, 'NMOS drive current reduction caused by transistor layout and trench isolation induced stress', IEDM Technical Digest, pp.827-830, Dec. 1999 DOI |
4 | J. M. M, de. Nijs, K. G. Druijf, V. V. Afanas'ev, E. van der Drift, and P. Balk, 'Hydrogen induced donor-type Si/Si interface states', Appl. Phys. Lett., vol. 65, pp. 2428-2430, Nov. 1994, 48, pp. 2004-2014, 1977 DOI ScienceOn |
5 | S. Ito, H. Namba, K Yamaguchi, T. Hirata, K Ando, S. Koyama, S. Kuroki, N. Ikezawa, T. Suzuki, T. Saitoh and T. Horiuchi, 'Mechanical stress effect of etch-stop nitride and its impact on deep submicron transistor design', IEDM Technical Digest, pp.247-250, Dec. 2000 DOI |
6 | A. Shimizu, K. Hachimine, N. Ohki, H. Ohta, M. Koguchi, Y. Nonaka, H. Sato and F. Ootsuka, 'Local mechanical-stress control (LMC): a new technique for CMOS-performance enhancement', IEDM Technical Digest, pp.433-436, Dec. 2001 DOI |
7 | F. Ootsuka, S. Wakahara, K Ichinose, A. Honzawa, S. Wada, H. Sato, T. Ando, H. Ohta, K Watanabe and T. Onai, 'A highly dense, high-performance 130 nm node CMOS technology for large scale system-on- a-chip applications', IEDM Technical Digest, pp. 575-578, Dec. 2000 DOI |
8 | S. H. Park, H. H. Ji, Y. G. Kim, H. D. Lee, S. H. Beak, B. S. Song, H. K Bae, J. H. Jun, H. S. Lee, Y. S. Kang, D. B. Kim and J. W. Park, 'Improvement of analog performance for nano-scale CMOSFET modifying mechanical film stress of ILD layer', The 11th Korea Conference on Semiconductors, pp. 209-210, Feb. 2004 |
9 | A. Hamada, T. Furusawa, N. Saito and E. Takeda, 'A new aspect of mechanical stress effects in scaled MOS devices', IEEE Ttrans. Electron Devices, vol.38, pp. 895-900, Apr. 1991 DOI ScienceOn |
10 | C. E. Balt, E.H. Nicolloan and E.H. Poindexter, 'Mechanism of negative bias temperature instability' J. Appl. Phys., vol. 94, pp. 1712-1720, July. 1991 DOI |