1 |
R. Rogenmoser and Q. Huaung, 'An 800 MHz 1-um CMOS Pipelined 8-b Adder Using Single-Phase Clocked Logic-Flip-Flops'. IEEE J. Solid-State Circuits, Vol. 31, No 3, Mar. 1996, pp.
DOI
ScienceOn
|
2 |
D. A. Patterson and J.L. Hennessy, Computer Organization & Design, 2nd Ed., Morgan Kaufmann Publishers, 1997, pp. 439-449
|
3 |
B. Lim and J. Kang, 'A Self-Time Wave Pipelined Adder Using Data Align Method', The Second IEEE Asia Pacific Conference on ASICs, Aug. 2000, pp. 77-80
DOI
|
4 |
L. Dadda and P. Vincenzo, 'Pipelined Adders'. IEEE Transactions on Computers, Vol. 45, No. 3, Mar. 1996, pp.
DOI
ScienceOn
|
5 |
N. H. E. Weste, and K. Esharghian, Principle of CMOS VLSI Design, Addison-Wesley, 1992, pp 526
|
6 |
Y. Kim and L. S. Kim, 'A 64-bit carry-select adder with reduced area'. Electronics Letters, Vol. 37, No. 10, May 2001, pp. 614-615
DOI
ScienceOn
|
7 |
V. Stojanovic, et al, 'Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems,' IEEE J. Solid-State Circuits, vol. 34, no. 4, pp.536-548, April 1999
DOI
ScienceOn
|
8 |
T. Y. Chang and M. J. Hsiao, 'Carry-select adder using single ripple-carry adder'. Electronics Letters, Vol. 34, No. 22, Oct 1998, pp 2101-2103
DOI
ScienceOn
|