Browse > Article

Performance of the Maximum-Likelihood Detector by Estimation of the Trellis Targets on the Sixteen-Level Cell NAND Flash Memory  

Park, Dong-Hyuk (Soongsil University)
Lee, Jae-Jin (Soongsil University)
Publication Information
Journal of the Institute of Electronics Engineers of Korea TC / v.47, no.7, 2010 , pp. 1-7 More about this Journal
Abstract
In this paper, we use the maximum-likelihood detection by the estimation of trellis targets on the 16-level cell NAND flash memory. This mechanism has a performance gain by using a maximum-likelihood detector. The NAND flash memory channel is a memory channel because of the coupling effect. Thus, we use the known data arrays to finding the targets of trellis. The maximum-likelihood detection by proposed scheme performs better than the threshold detection on the 16-level cell NAND flash memory channel.
Keywords
Flash memory; Trellis target estimation; MLC(Multi-Level Cell); Maximum-likelihood detection;
Citations & Related Records
Times Cited By KSCI : 1  (Citation Analysis)
연도 인용수 순위
1 박동혁, 이재진, "멀티 레벨 셀 메모리의 채널 모델링", 한국통신학회논문지 vol. 34, no. 9, pp.880-886, Sep. 2009.   과학기술학회마을
2 강동구, "플래그 셀들 사이의 커플링을 최소화시킬 수 있는 멀티-비트 플래시 메모리 장치 및 그것의 프로그램 방법", 대한민국특허청 출원번호 10-2006-0052605, 출원일 2006년 6월 12일.
3 B. Chen, X. Zhang, and Z. Wang, "Error correction for multi-level NAND flash memory using Reed-Solomon codes," IEEE Workshop on Signal Processing Systems, pp. 94-99, Oct. 2008.
4 S. Fe et al., "Multilevel flash memory on-chip error correction based on trellis coded modulation," IEEE International Symposium Circuits and Systems (ISCAS), pp. 1443-1446, May 2006.
5 H. Lou, and C. Sundberg, "Increasing storage capacity in multilevel memory cells by means of communications and signal processing techniques," IEE Proceedings Circuits, Devices and Systems, Vol. 147, No. 4, pp. 229-236, Aug. 2000.   DOI   ScienceOn
6 H. Nobukata et al., "A 144-Mb, Eight-level NAND flash memory with optimized pulsewidth programming," IEEE Journal of Solid-State Circuits, Vol. 35, No. 5, pp. 682-690, May 2000.   DOI   ScienceOn
7 T. Hara et al., "A 146-mm2 8-Gb multi-level NAND flash memory with 70-nm CMOS technology," IEEE Journal of Solid-State Circuits, Vol. 41, No. 1, pp. 161-169, Jan. 2006.   DOI   ScienceOn
8 K. Takeuchi, T. Tanaka, and T. Tanzawa, "A multipage cell architecture for high-spped programming multilevel NAND flash memories," IEEE Journal of Solid-State Circuits, Vol. 33, No. 8, pp. 1228-1238, Aug. 1998.   DOI   ScienceOn
9 M. Grossi, M. Lanzoni, and B. Ricco, "Program schemes for multilevel flash memories," Proceedings of the IEEE, Vol. 91, No. 4, pp. 594-601, April 2003.   DOI   ScienceOn
10 N. Shibata, and T. Tanaka, "Semiconductor memory device for storing multivalued data," U.S. Patent 6 657 891, Dec. 2, 2003.
11 J. Lee, S. Hur, and J. Choi, "Effects of floating-gate interference on NAND flash memory cell operation," IEEE Electron Device Letters, vol. 23, no. 5, pp. 264-266, May 2002.   DOI   ScienceOn
12 H Chang et al,. "Multi-level memory systems using error control codes," IEEE International Symposium on Circuits and Systems (ISCAS), pp. II-393-II-396, May 2004.
13 T. Cho et al., "A dual-mode NAND flash memory: 1-Gb multilevel and high-performance 512-Mb signal-level modes," IEEE Journal of Solid-State Circuits, vol. 36, no. 11, pp. 1700-1706, Nov. 2001.   DOI   ScienceOn
14 T. Tanzawa et al., "A compact on-chip ECC for low cost Flash Memories," IEEE Journal of Solid-State Circuits, Vol. 32, No. 5, pp. 662-669, May 1997.   DOI   ScienceOn
15 B. Polianskikh and Z. Zilie, "Induced error-correcting code for 2bit-per-cell multi-level DRAM," Proceeding of the 44th IEEE 2001 Midwest Symposium on Circuits and Systems, vol. 2, pp. 352-355, Aug. 2001.