Browse > Article

(Implementation of Current-Mode CMOS Multiple-Valued Logic Circuits)  

Seong, Hyeon-Gyeong (Dept.of Computer Information Engineering, Sangji University)
Han, Yeong-Hwan (Dept.of Computer Information Engineering, Sangji University)
Sim, Jae-Hwan (Dept.of Electronics Engineering, Inha University)
Publication Information
Journal of the Institute of Electronics Engineers of Korea SC / v.39, no.3, 2002 , pp. 191-200 More about this Journal
Abstract
In this paper, we present the method transforming the interval functions into the truncated difference functions for multi-variable multi-valued functions and implementing the truncated difference functions to the multiple valued logic circuits with uniform patterns using the current mirror circuits and the inhibit circuits by current-mode CMOS. Also, we apply the presented methods to the implementation of circuits for additive truth table of 2-variable 4-valued MOD(4) and multiplicative truth table of 2-variable 4-valued finite fields GF(4). These circuits are simulated under 2${\mu}{\textrm}{m}$ CMOS standard technology, 15$mutextrm{A}$ unit current, and 3.3V power supply voltage using PSpice. The simulation results have shown the satisfying current characteristics. Both implemented circuits using current-mode CMOS have the uniform Patterns and the regularity of interconnection. Also, it is expansible for the variables of multiple valued logic functions and are suitable for VLSI implementation.
Keywords
Multiple Valued Logic; Multiple Valued Functions; Current-mode CMOS; Truncated difference functions;
Citations & Related Records
연도 인용수 순위
  • Reference
1 Synthesis of Current-Mode Pass Transistor Networks /
[ O.Ishizuka;H.Takarabe;Z.Tang;H.Matsumoto ] / Proc. of 21st International Symposium on Multiple-Valued Logic
2 D. C. Rine, Computer Science Multiple-Valued Logic Theory and Applications. Armsterdam, Netherland, North-Holland, 1977
3 Z. G. Vranesic, E. S. Lee and K. C. Smith, 'A Many-Valued Algebra for Switching Systems,' IEEE Trans. Comput., vol. C-19, pp. 964-971, Oct. 1970   DOI   ScienceOn
4 S. L. Hurst, 'Multiple-Valued Logic-Its Status and Its Future,' IEEE Trans. Comput., vol. C-33, pp. 1160-1170, Dec. 1984   DOI   ScienceOn
5 K. C. Smith, 'Multiple-Valued Logic : a Tutorial and Application,' IEEE Computer, pp. 17-27, Apr. 1987   DOI   ScienceOn
6 T. Yamakawa, T. Miki and F. Ueno, 'The Design and Fabrication of the Current Mode Fuzzy Logic Semicustom IC is Standard CMOS IC Technology,' Proc. of 15th International Symposium on Multiple-Valued Logic, Kingston, Ontario, Canada, pp. 76-82, May 1985
7 S. P. Onneweer and H. G. Kerkhoff, 'Current Mode CMOS High-Radix Circuits,' Proc. of 16th International Symposium on Multiple-Valued Logic, Virginia, USA, pp. 60-69, May 1986
8 C. M. Allen and D. D. Givone, 'A Minimization Technique for Multiple-Valued Logic Systems,' IEEE Trans. Comput., vol. C-17, pp. 182-184, Feb. 1968   DOI
9 J. T. Butler, J. H. Pugsley and C. B. Silio Jr., 'High-Speed Multiplier uses 50 Percent Less Chip Area and Power,' IEEE Computer, vol. 20, No. 8, pp. 109-110, Aug. 1987
10 K. W. Current, 'Current-Mode CMOS Multiple-Valued Logic Circuits,' IEEE J. Soild-State Circuits, vol. 29, No. 2, pp. 95-107, Feb. 1994   DOI   ScienceOn
11 K. Lei and Z. G. Vranesic, 'On the Synthesis of 4 Valued Current Mode CMOS Circuits,' Proc. of 21st International Symposium on Multiple-Valued Logic, Victoria, B.C., Canada, pp. 147-155, May 1991
12 C. Moraga and W. Wang, 'Evolutionary Methods in the Design of Quaternary Digital Circuits,' Proc. of 28th International Symposium on Multiple-Valued Logic, Fukuoka, Japan, pp. 89-94, May 1998   DOI
13 K. C. Smith, 'The Prospects for Multi-Valued Logic: a Technology and Application View,' IEEE Trans. Comput., vol. C-30, pp. 619-634, Sept. 1981   DOI   ScienceOn
14 B. Fraser and G. W. Dueck, 'Multiple-Valued Logic Minimization using Universal Literals and Cost Tables,' Proc. of 28th International Symposium on Multiple-Valued Logic, Fukuoka, Japan, pp. 239-244, May 1998   DOI
15 J. Shen, M. Inaba, K. Tanno and O. Ishizuka, 'Multi-Valued Logic Pass Gate Network Using Neuron-MOS Transistor,' Proc. of 30th International Symposium on Multiple-Valued Logic, Portland, Oregon, U.S.A., pp. 15-20, May 2000   DOI
16 H. Y. Teng and R. J. Bolton, 'The Ues of Arithmetic Operators in a Self-Restored Current-Mode CMOS Multiple-Valued Logic Design Architecture,' Proc. of 31st International Symposium on Multiple-Valued Logic, Warsaw, Poland, pp. 100-105, May 2001
17 M. Abd-El-Barr and A. Al-Mutawa, 'A New Improved Cost-table-based Technique for Synthsis of 4-valued Unary Functions Implementation using Current-Mode CMOS Circuits,' Proc. of 31st International Symposium on Multiple-Valued Logic, Warsaw, Poland, pp. 15-20, May 2001   DOI
18 O. Ishizuka, H. Takarabe, Z. Tang and H. Matsumoto, 'Synthesis of Current-Mode Pass Transistor Networks,' Proc. of 21st International Symposium on Multiple-Valued Logic, Victoria, B.C., Canada, pp. 139-146, May 1991 Ishizuka, O.;Takarabe, H.;Tang, Z.;Matsumoto, H.   DOI
19 M. Davio and J. P. Deschamps, 'Synthesis of Discrete Functions using I2L Technology,' IEEE Trans. Comput., vol. C-30, pp. 653-661, Sept. 1981 Davio, M.;Deschamps, J.-P. 10.1109/TC.1981.1675863   DOI   ScienceOn
20 K. W. Current, 'A CMOS Quaternary Threshold Logic Full Adder Circuit with Transparent Latch,' Proc. of 20th International Symposium on Multiple-Valued Logic, Charlotte, North-Carolina, USA, pp. 168-180, May 1990   DOI