Browse > Article
http://dx.doi.org/10.9708/jksci.2011.16.2.193

A Study on Battery Driven Low Power Algorithm in Mobile Device  

Kim, Jae-Jin (Dept. of Computer Information, Keukdong College)
Publication Information
Journal of the Korea Society of Computer and Information / v.16, no.2, 2011 , pp. 193-199 More about this Journal
Abstract
In this paper, we proposed battery driven low power algorithm in mobile device. Algorithm the mobile devices in power of the battery for the task to perform power consumption to reduce the frequency alters. Power of the battery perform to a task power consumption of is less than the task perform to frequency the lower. Frequency control the task, depending on in the entire system devices used among the highest frequency with devices first target perform to. Frequency in the decrease the second largest frequency with of the device the frequency in changes the power consumption to calculate. The calculated consumption power the battery of level is greater than level the frequency by adjusting power consumption, lower power of the battery the task perform when you can to the frequency to adjust. Experiment the frequency by adjusting power consumption a method to reduce using [6] and in the same environment power of the battery consider the task to perform frequency were controlled. The results in [6] perform does not battery power on task operates that the result was.
Keywords
a mobile device; low power; task; frequency; battery;
Citations & Related Records
연도 인용수 순위
  • Reference
1 "Mobile AMD'6 Processor Power Supply Application Note," www.amd.com
2 "MHL2300AT Hard Disk Drive Product Manual," www.fujitsu.com
3 "TMS320C6411 Power Consumption Summary," www.ti.com
4 "SST Multi-purpose Flash SST39LF020", www.sst.com
5 Pietro Babighian, Enrico Macii, "A Scalable Algorithm for RTL Insertion of Gated Clocks Based on ODCs Computation," IEEE transactions on Computer-Aided Design of Integrated Circuits And Systems, Vol. 24, No. 1, pp. 29-42, Jaunuary 2005   DOI   ScienceOn
6 D. Linden, T. Reddy, Handbook of Batteries, McGraw-Hill, 2001
7 Qing Wu, Massoud Pedram, Xunwei Wu, "Clock-Gating and Its Application to Low Power Design of Sequential Circuits," IEEE Custom Interated Circuits Conference, 1997.
8 Jae-Jin Kim, "A Study of Low Power Algorithm for a Task under the Time Constraint," Journal of Korean Institute of Information Technology, Vol. 7, No. 6, pp. 27-34, 2009.
9 Kwan-Houng Lee, Jin-Gu Kang, Jae-Jin Kim, "A Study on A Frequency Selection Algorithm for minimization Power Consumption of Processor in Mobile Communication System," Proceeding of The Korea Society of Computer Information, pp.25-32, 2008
10 Pietro Babighian, Enrico Macii, "A Scalable Algorithm for RTL Insertion of Gated Clocks Based on ODCs Computation," IEEE transactions on Computer-Aided Design of Integrated Circuits And Systems, Vol. 24, No. 1, pp. 29-42, Jaunuary 2005   DOI   ScienceOn
11 D. Garrett, M. Stan, and A. Dean, "Challenges in clock gating for a low-power ASIC methodology," in Proc. ISLPED, San Diego, CA, pp. 176-181, August, 1999