DOI QR코드

DOI QR Code

Low-Phase Noise QVCO for WLAN in 0.13-㎛ RF CMOS Process Technology

  • Miyoung Lee (Department of Electrical and Electronics Engineering, Hannam University)
  • 투고 : 2024.10.02
  • 심사 : 2024.10.12
  • 발행 : 2024.11.30

초록

In this paper, a Quadrature Voltage Controlled Oscillator of a wireless transceiver operating in the 5GHz UNII band of the wireless LAN 802.11a standard was proposed. In addition, a new structure of low-noise, low-power Quadrature Coupled VCO was proposed using the quadrature phase output as an input to the switching current source. If this structure is applied to other circuits such as a structure in which the current source is separated or a common use of a current source, a phase noise characteristic of 17 dB better than the existing VCO can be obtained. In particular, it is designed to operate with low power in a simple structure compared to the existing in-phase QVCO. The circuit was designed to operate with a supply voltage of 1.2V by the TSMC 0.13㎛ RF CMOS process. The measured VCO has a large tuning range of 20% operating at frequencies of 4.5 - 5.6 GHz, and phase noise of -117 dBc/Hz or less was obtained at the 1 MHz offset. The output phase error of the proposed QVCO was less than 0.5 degrees, and the total power consumption was able to obtain 5.3 mW at 1.2V.

키워드

과제정보

This work was supported by Hannam University research Fund in 2024.

참고문헌

  1. H. Hegazy, "A comparative study of CMOS- based quadrature integrated LC VCO topologies," Proc. 2002 45th Midwest Symposium on Circuits and Systems, vol. 1, pp. 33-339, Aug. 2002 DOI: https://doi.org/10.1109/MWSCAS.2002.1187225
  2. A.Rofougaran, "A 900MHz CMOS LC-oscillator with quadrature outputs," in proc. ISSCC 1996, Feb. 1996, pp. 392-393. DOI: https://doi.org/10.1109/ISSCC.1996.488731
  3. Changmin Song, Young-Chan Jang, "10 GHz LC Voltage-controlled Oscillator with Amplitude Control Circuit for Output Signal"," The Journal of KIIT, Vol. 24, No. 4, pp. 55-61, 2020. DOI: https://dx.doi.org/10.7471/ikeee2020.24.4975
  4. Lee Miyoung, "A Design of CMOS QVCO Using the High Performance Differential Inductor," The Journal of Korean Institute of Information Technology , Vol.17, No. 2, pp. 21-26, Feb. 2019. DOI: https://dx.doi.org/10.14801/jkiit.2019.17.2.21
  5. P. Vancorenland and M. Steyaert, "A 1.57GHz fully integrated very low-phase-noise quadrature VCO," IEEE J. Solid-State Circuits, Vol.37, No. 5, pp. 653-656, May 2002. DOI: https://doi.org/10.1109/4.997860
  6. P. Andreani, A. Bonfanti, L. Romano, and C. Samori, "Analysis and design of a 1.8-GHz CMOS LC quadrature VCO," IEEE J. Solid-State Circuits, Vol. 37, No. 12, pp. 1737-1747, Dec. 2002. DOI: https://doi.org/10.1109/JSSC.2002.804352
  7. Ali Hajimiri, " Design issues in CMOS differential LC oscillators," IEEE journal of solid-state circuits, vol. 34, No. 5, May. 1999. DOI: https://doi.org/10.1109/4.760384
  8. B. Razavi, "A study of phase noise in CMOS oscillators," IEEE J. Solid-State Circuits, vol. 31, pp. 331-343, Mar. 1996. DOI: https://doi.org/10.1109/4.494195
  9. R. van de Ven, J. van der Tang, D. Kasperkovitz, and A. van Roermund, "An optimally coupled 5GHz quadrature LC oscillator," Dig. Tech. IEEE VLSI Circuits Symp., pp. 115-118, 2001. DOI: https://doi.org/10.1109/VLSIC.2001.934211
  10. E. A. M. Klumperink, S. L. J. Gierkink, A. P. van der Wel, and B. Nauta, "Reducing MOSEF 1/f noise and power consumption by switched biasing," IEEE J. Solid-State Circuits, Vol. 35, No. 7, pp. 994-1001, Jul. 2000. DOI: https://doi.org/10.1109/4.848208
  11. A. Hajimiri and T. H. Lee, "A general theory of phase noise in electrical oscillators," IEEE J. Solid-State Circuits, vol. 33, pp. 179-194, Feb. 1998. DOI: https://doi.org/10.1109/4.658619
  12. T. Liu, "A 6.5-GHz monolithic CMOS voltage-controlled oscillator," Dig. Tech. Papers, IEEE Int. Solid-State Circuits Conf. pp. 404-405, 1999. DOI: https://doi.org/10.1109/ISSCC.1999.759323
  13. H. Shin, Z. Xu, and M. F. Chang, "A 1.8V 6/9GHz switchable dual-band quadrature LC VCO in SiGe B iCMOS technology," Dig. Tech. Papers, Radio Frequency Integrated Circuits Symp. pp. 71-74, 2002. DOI: https://dx.doi.org/10.1109/RFIC.2002.1011513
  14. Barbara A. Chappell, " Fast CMOS ECL receivers with 100mV worst-case sensitivity," IEEE journal of solid-state circuits, vol. 23, No. 1, Feb. 1988. DOI: https://doi.org/10.1109/4.257
  15. Tae-Kyung Kim, Dae-Su Park, Sung-Chul Oh, "Maximum Power Point Tracking Method Without input side Voltage and current Sensor of DC-DC Converter for Thermoelectric Generation ," (JKAIS) Journal of the Korea Academia-Industrial cooperation Society, Vol. 21, No. 3, pp. 569-575, 2020 DOI: https://doi.org/10.5762/KAIS.2020.21.3.569
  16. E. Y. Sung, K. S. Lee, D. H. Baek, Y. J. Kim, and B. H. Park, "A wideband 0.18-um CMOS_fractional-N frequency synthesizer with a single VCO for DVB-T," in IEEE Asian Solid-State Circuits Conf. Dig., pp. 193-196 Nov. 2015. DOI: https://doi.org/10.1109/ASSCC.2005.251698