Acknowledgement
본 연구는 2021년도 과학기술정보통신부의 재원으로 한국연구재단의 지원을 받은 기초연구사업 연구임(NRF2021R1G1A1004340).
References
- B. Choi, et al., "DeNovo: Rethinking the memory hierarchy for disciplined parallelism," In 2011 International Conference on Parallel Architectures and Compilation Techniques, pp. 155-166, 2011.
- D. Shuwen, et al., "Evaluation of cache attacks on arm processors and secure caches," IEEE Transactions on Computers, vol. 71, no. 9, pp. 2248-2262, 2021.
- G. Davide, M. Paolo, C. Luca, P., "Accelerators and coherence: An SoC perspective," IEEE Micro, vol. 38, no. 6, pp. 36-45, 2018. https://doi.org/10.1109/MM.2018.2877288
- A. Marjan, S. Hamid, "Introduction to non-volatile memory technologies," In: Advances in Computers, pp. 1-13, 2020.
- W. Shin, et al. "Design of Asynchronous Nonvolatile Memory Module using Self-diagnosis Function," Journal of the Semiconductor & Display Technology, vol. 21, no. 1, pp. 85-90, 2022.
- J. Choi. "Exploiting Memory Sequence Analysis to Defense Wear-out Attack for Non-Volatile Memory," Journal of the Semiconductor & Display Technology, vol. 21, no. 4, pp. 86-91, 2022.
- M. Amir Mahdi Hosseini, et al., "CAST: content-aware STT-MRAM cache write management for different levels of approximation," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 39, no. 12, pp. 4385-4398, 2020. https://doi.org/10.1109/TCAD.2020.2986320
- M. Sparsh, V. Jeffrey, S., "AYUSH: A technique for extending lifetime of SRAM-NVM hybrid caches," IEEE Computer Architecture Letters, vol. 14, no. 2, pp. 115-118, 2014.
- S. Ashley, "Introduction to AMBA® 4 ACETM and big. LITTLETM Processing Technology," ARM White Paper, 2011.
- J. Choi, J. Kwak, C. Jhon, "Write Avoidance Cache Coherence Protocol for Non-volatile Memory as Last-Level Cache in Chip-Multiprocessor." IEICE Transactions on Information and Systems, vol. 97, no. 8, pp. 2166-2169, 2014.
- C. Elham, et al. "TA-LRW: A replacement policy for error rate reduction in STT-MRAM caches," IEEE Transactions on Computers, vol. 68, no. 3, pp 455-470, 2018.
- J. Choi, H. Park, "Exploiting bit-level write patterns to reduce energy consumption in hybrid cache architecture," IEICE Electronics Express, vol. 18, no. 22, pp. 20210327-20210327, 2021. https://doi.org/10.1587/elex.18.20210327
- J. Power, J. Hestness, M. S. Orr, M. D. Hill, and D. A. Wood, "gem5-gpu: A heterogeneous cpu-gpu simulator," IEEE Computer Architecture Letters, vol. 14, no. 1, pp. 34-36, 2015. https://doi.org/10.1109/LCA.2014.2299539
- C. Bienia, S. Kumar, J. P. Singh, and K. Li. "The PARSEC benchmark suite: Characterization and architectural implications," PACT'08, pp. 72-81, 2008.