과제정보
This work was supported by Seokyeong University in 2022.
참고문헌
- OpenAI, "GPT-4 Technical report", https://arxiv.Iorg/abs/2303.08774, 2023, DOI: 10.48550/arXiv.2303.08774
- Peng, K., Ding, L., & Tao, D, "Towards making the most of ChatGPT for machine translation", https://arXiv.org/abs/2303.13780, 2023, DOI: 10.48550/arXiv.2303.13780
- https://openai.com/blog/chatgpt
- John Schulman, Filip Wolski, Prafulla Dhariwal, ALec Radford, Loeg Klimov, "Proximal Policy Optimization Algorithms", Machine Learnig computer Science, 2017, DOI: 10.48550/1707.06347
- Seul Ki Kim, "Exploring the Possibility of Using Generative Artificial Intelligence for Programming Education: Focusing on ChatGPT", The Journal of Koran associatioon of computer education, Vol. 27, No. 2, pp.151-154, 2023.
- Johny Srouuji, Tom Fitzpatrick, Neil Korpusik, "IEEE Standard for Verilog Hardware Description Language", IEEE Computer Society, 2006.
- Shanzhen Xing, W.W.H. Yu, "FPGA Adder: performance evaluation and optimal design", IEEE Design & Test of Computers, Vol. 15, pp.24-29, 1998, DOI: 10.1109/54.655179
- P. Metzgen, D. Nancekievill "Multiplexer restructuring for FPGA implementation cost reduction", Proceedings of the 42nd annual Design Automation Conference, pp.421-426, 2005, DOI: 10.1145/1065579.1065692
- K. Swetha Reddy, B.B. Shabarinath, "Timing and Synchronization for Explicit FSM Based Traffic Light Controller", IEEE 7th International Advace Compution Conference(IACC), 2017, DOI: 10.1109/IACC.2017.0114
- M Irmansya, E Madona, "Newspaper Vending Machine", WMA-2, 2018, DOI: 10.4108/eai.24-1-2018.2292389
- Sungyeong Jang, Sangwoo Park, Guyun Kwon, Taeweon Suh, "Design and Evaluation of 32-Bit RISC-V Processor Using FPGA", Vol. 11, No. 1, pp.1-8, 2022, DOI: 10.3745/KTCCS.2022.11.1.1
- Kihun Nam, "A design of the ALU for Convolution Neual Network of operation processing", Aisa-pacific Journal of multimedia Services Convergent with art, Humanities, and Sociology, Vol. 7, No.11, pp.879-886, 2017, DOI: 10.14257/ajmahs.2017.11.64
- SangWook Lee, Bosen Lee, Taeweon Suh, "FPGA Performance Evalution According to HDL Coding Style", Proceedings of the Korea Information Processing Society Conference, Vol. 18, No. 5, pp.62-65, 2011, DOI: 10.3745/PKIPS.y2011m11a.62