DOI QR코드

DOI QR Code

SOI radiation-hardened 300 V half-bridge date driver IC design with high dv/dt noise immunity

  • Yuexin Gao (Institute of Microelectronics, Chinese Academy of Sciences) ;
  • Xiaowu Cai (Institute of Microelectronics, Chinese Academy of Sciences) ;
  • Zhengsheng Han (Institute of Microelectronics, Chinese Academy of Sciences) ;
  • Yun Tang (Institute of Microelectronics, Chinese Academy of Sciences) ;
  • Liqiang Ding (Institute of Microelectronics, Chinese Academy of Sciences) ;
  • Ruirui Xia (Institute of Microelectronics, Chinese Academy of Sciences) ;
  • Mali Gao (Institute of Microelectronics, Chinese Academy of Sciences) ;
  • Fazhan Zhao (Institute of Microelectronics, Chinese Academy of Sciences)
  • Received : 2022.03.18
  • Accepted : 2022.11.18
  • Published : 2023.05.20

Abstract

Noise immunity is a critical index of high-voltage half-bridge gate driver integrated circuits (IC). Various noise cancelation technologies have been proposed to improve dv/dt noise immunity with sacrifces in terms of area and propagation delay time. Besides, when it is applied to an inductive load, the half-bridge driver is vulnerable to negative surges at the VS terminal, which is the ofset ground of the high-side channel. A 300 V half-bridge gate driver IC with noise rejection module is designed in this paper. The noise immunity can be improved to 87.5 V/ns. The VS negative swing region can be extended to - 5.1 V. In addition, the proposed driver IC can work normally at a working frequency of 500 kHz and the delay matching time between the high-side and the low-side is less than 4 ns. The propagation delay time of the high-side channel is measured at 71.6 ns. Furthermore, gamma ray irradiation experimental results show that the proposed structure presents a good radiation tolerance of 100 krad (Si). The presented half-bridge gate driver IC is fabricated with the silicon-on-insulator (SOI) bipolar-CMOS-DMOS (BCD) process, which occupied an area of 1.86 mm2.

Keywords

Acknowledgement

This work was supported by the National Natural Science Foundation of China under contract NSFC 61874135.

References

  1. Arai, J., Iba, K., Funabashi, T., Nakanishi, Y., Koyanagi, K., Yokoyama, R.: Power electronics and its applications to renewable energy in Japan. IEEE Circuits Syst. Mag. 8(3), 52-66
  2. Liu, J., Chen, X.: A new level-shifting structure with multiply metal rings by divided RESURF technique. J. Semicond. 30(4), 159-164 (2009) https://doi.org/10.1088/1674-4926/30/4/044005
  3. Kong, M., Chen, X.: A new high-voltage level-shifting circuit for half-bridge power ICs. J. Semicond. 34(10), 159-164 (2013) https://doi.org/10.1088/1674-4926/34/10/105012
  4. Jafari, M., Malekjamshidi, Z., Li, L., Zhu, J.: Performance analysis of full bridge, boost half bridge and half bridge topologies for application in phase shift converters. Proc. International Conference on Electrical Machines and Systems. pp. 1589-1595 (2013)
  5. Zhu, J., Sun, G., Sun, W., Zhang, Y.: Negative voltage surge resistant circuit design in HVIC. Electron. Lett. 49(23), 1476-1477 (2013) https://doi.org/10.1049/el.2013.1073
  6. Pawel, S., Rossberg, M., Herzer, R.:600V SOI gate drive HVIC for medium power applications operating up to 200 ℃. Proc. International Symposium on Power Semiconductor Devices and ICs. pp. 55-38 (2005)
  7. Hwang, J. T., Jung, M. S., Kim, J. S., Kim, D. H.: Noise immunity enhanced 625V high-side driver. Proc. European Solid-State Circuits Conference. pp. 572-577 (2006)
  8. Wittmann, J., Rosahl, T., Wicht, B.: A 50V high-speed level shifter with high dv/dt immunity for multi-MHz DCDC converters. Proc. European Solid State Circuits Conference. pp. 151-154 (2014)
  9. Jonishi, A., Akahane, M., Yamaji, M., Kanno, H., Tanaka, T., Tochinai, N., Sumida, H.: A breakthrough concept of HVICs for high negative surge immunity. Proc. International Symposium on Power Semiconductor Devices & IC's. pp. 57-60 (2015)
  10. RossBerg, M., Vogler, B., Herzer, R.: 600V SOI gate driver IC with advanced level shifter concepts for medium and high power applications. Proc. European Conference on Power Electronics and Applications. (2007)
  11. Akahane, M., Jonishi, A., Yamaji, M., Kanno, H., Tanaka, T., Nishio, H., Sumida, H.: A new level up shifter for HVICs with high noise tolerance. Proc. International Power Electronics Conference. pp. 2302-2309 (2014)
  12. Zhang, Y., Zhu, J., Sun, G., Liu, C., Sun, W., Qian, Q.: A noise immunity improved level shift structure for a 600V HVIC. J. Semicond. 34(6), 138-142 (2013)
  13. Zhu, J., Zhang, Y., Sun, W., Lu, Y., Shi, L., Gu, Y., Zhang, S.: Noise immunity and its temperature characteristics study of the capacitive-loaded level shift circuit for high voltage gate drive IC. IEEE Trans. Industr. Electron. 65(4), 3027-3034 (2018) https://doi.org/10.1109/TIE.2017.2750615
  14. Song, K., Kim, H., Kim, K., Seo, K., Han, S.: A resonant half bridge driver with novel common mode rejection technique implemented in 1.0 μm high voltage (650 V) DIMOS process. Microelectron J. 42(1), 74-81 (2011) https://doi.org/10.1016/j.mejo.2010.09.002
  15. Zhu, J., Yu, S., Lu, Y., Sun, W., Cheng, C., Yan, D., Zhang, Y., Li, S., Zhang, L., Zhang, S., He, N., Gu, Y.: Study and implementation of 600V high voltage gate driver IC with the common mode dual-interlock technique for GaN Devices. IEEE Trans. Industr. Electron. 68(2), 1506-1514 (2021) https://doi.org/10.1109/TIE.2020.2970673
  16. Yu, S., Sun, W., Lu, Y., Wang, Y., Zhang, L., Zhang, S., Gu, Y., He, N., Zhang, Y.: A dVS/dt noise immunity improvement structure based on slope sensing technology for 200V high voltage gate drive circuit. Proc. International Symposium on Power Semiconductor Devices & IC's. pp. 270-273 (2020)
  17. Ming, X., Zhang, X., Zhang, Z., Feng, X., Hu, L., Wang, X., Wu, G., Zhang, B.: A High-Voltage Half-Bridge Gate Drive Circuit for GaN Devices with High-Speed Low-Power and High-Noise-Immunity Level Shifter. Proc. International Symposium on Power Semiconductor Devices and ICs. pp. 355-358 (2018)
  18. He, Q., Zhu, Y., Zhang, H., Huang, A., Cai, Q., Kim, H.: A multilevel gate driver of SiC mosfets for mitigating coupling noise in bridge-leg converter. IEEE Trans. Electromagn. Compat. 61(6), 1988-1996 (2019) https://doi.org/10.1109/TEMC.2019.2953186
  19. Liu, C., Zhang, Z., Liu, Y., Si, Y., Lei, Q.: Smart self-driving multilevel gate driver for fast switching and crosstalk suppression of SiC MOSFETs. IEEE J Emerg Sel Topics Power Electron. 8(1), 442-453 (2020) https://doi.org/10.1109/JESTPE.2019.2947366
  20. Liu, D., Hollis, S., Stark, B.: A new design technique for subnanosecond delay and 200 V/ns power supply slew-tolerant foating voltage level shifters for GaN SMPS. IEEE Trans Circuits Syst I. 66(3), 1280-1290 (2019)
  21. Qin, Y., Ming, X., Lin, Z., Liu, Y., Zhang, Y., Li, Z., Zhang, B.: An anti-overcharged high-dV/dt-immunity capacitive level shifter with dynamic discharge control for half-bridge GaN driver. Proc. International Symposium on Circuits and Systems. pp. (2021)
  22. Kim, J. J., Kim, M. H., Kim, S. L., Jeon, C. K., Choi, Y. S., Kang, H. S., Song, C. S.: The new high voltage level up shifter for HVIC. Proc. IEEE Power Electronics Specialists Conference. pp. 626-630 (2002)
  23. Park, S., Jahns, T. M.: A self-boost charge pump topology for a gate driver high-side power supply. Proc. IEEE Applied Power Electronics Conference and Exposition. pp. 300-307 (2003)
  24. Zhang, Y., Zhu, J., Sun, W., Lu, Y.: A capacitive-loaded level shift circuit for improving the noise immunity of high voltage gate drive IC. Proc. International Symposium on Power Semiconductor Devices & IC's. pp. 173-176 (2015)
  25. Larsen, D. O., Muntal, P. L., Jorgensen, I. H., Bruun, E.: High-voltage pulse-triggered SR latch level-shifter design considerations. Proc. NORCHIP. pp. 1-6 (2014)
  26. Hassan, K. N., Jelani, N. A., Sari'at, S. S., Yahaya, N. Z.: Comparative study of CoolMOS and MOSFET in high frequency circuit design. Proc. IEEE International Power and Energy Conference. pp. 1108-1111 (2008)