한국표면공학회지 (Journal of the Korean institute of surface engineering)

  • 제56권3호
  • /
  • Pages.180-184
  • /
  • 2023
  • /
  • 1225-8024(pISSN)
  • /
  • 2288-8403(eISSN)
한국표면공학회 (The Korean Institute of Surface Engineering)
권호 표지
DOI QR코드

DOI QR Code

Optimal pressure and temperature for Cu-Cu direct bonding in three-dimensional packaging of stacked integrated circuits

  • 투고 : 2023.05.04
  • 심사 : 2023.06.14
  • 발행 : 2023.06.30
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

Scholars have proposed wafer-level bonding and three-dimensional (3D) stacked integrated circuit (IC) and have investigated Cu-Cu bonding to overcome the limitation of Moore's law. However, information about quantitative Cu-Cu direct-bonding conditions, such as temperature, pressure, and interfacial adhesion energy, is scant. This study determines the optimal temperature and pressure for Cu-Cu bonding by varying the bonding temperature to 100, 150, 200, 250, and 350 ℃ and pressure to 2,303 and 3,087 N/cm2. Various conditions and methods for surface treatment were performed to prevent oxidation of the surface of the sample and remove organic compounds in Cu direct bonding as variables of temperature and pressure. EDX experiments were conducted to confirm chemical information on the bonding characteristics between the substrate and Cu to confirm the bonding mechanism between the substrate and Cu. In addition, after the combination with the change of temperature and pressure variables, UTM measurement was performed to investigate the bond force between the substrate and Cu, and it was confirmed that the bond force increased proportionally as the temperature and pressure increased.

키워드

참고문헌

  1. P. Arunasalam, H. Ackler, B. Sammakia, Micro-fabrication of ultrahigh density wafer-level thin film compliant interconnects for through-silicon-via based chip stacks, J. Vac. Sci. Technol., B24 (2006) 1780.
  2. C. Ryu, J. Park, J. S. Pak, K. Y. Lee, T. S. Oh, J. Kim, Suppression of power/ground inductive impedance and simultaneous switching noise using silicon through-via in a 3D stacked chip package, IEEE Microw. Wireless Comp. Lett., 17 (2007) 855-857. https://doi.org/10.1109/LMWC.2007.910485
  3. L. Harriott, Limits of lithography, Proc. IEEE, 89 (2001) 366-374. https://doi.org/10.1109/5.915379
  4. S. Kim, S. Kim, Wafer-level Cu-Cu direct bonding for 3D integration, Microelectron. Eng., 137 (2015) 158-163. https://doi.org/10.1016/j.mee.2014.12.012
  5. Y. Cho, Wafer level Cu-Cu bonding technology, J. Microelectron. Electron. Packag., 52 (2013) 7-13. https://doi.org/10.6117/kmeps.2013.20.1.007
  6. T. Tang, Wafer level Cu-Cu bonding technology, Microelectron. Reliab., 52 (2012) 312-320. https://doi.org/10.1016/j.microrel.2011.04.016
  7. K. Chen, A. Fan, C. Tan, Silicon multilayer stacking based on copper wafer bonding, Electrochem. Solid-State Lett., 7 (2004) G14.
  8. L. Peng, 3D IC multi project fabrication run being organized by CMC/CMP/MOSIS and Tezzaron, IEEE Int. 3D Syst. Integr. Conf., (2010) 16-18.
  9. J. Wei, Advanced high density interconnect materials and techniques, Electronic Packaging Technology & High-Density Packaging (ICEPT-HDP), (2009) 6-13.
  10. X. Ang, Low temperature copper-copper thermocompression bonding, Electronics Packaging Technology Conference (EPTC), (2008) 399-404.
  11. M. Karimi, T. Tomkowski, G. Vidali, O. Biham, Diffusion of Cu on Cu surfaces, Phys. Rev. B, (1995) 5364-5374.
  12. H. Bonzel, A surface diffusion mechanism at high temperature, Surf. Sci., 21 (1970) 45-60. https://doi.org/10.1016/0039-6028(70)90062-2