



## Original Article

## Thermal-annealing behavior of in-core neutron-irradiated epitaxial 4H–SiC

Junestic Park <sup>a,1</sup>, Byung-Gun Park <sup>a,1,\*</sup>, Gwang-Min Sun <sup>a</sup><sup>a</sup> Korea Atomic Energy Research Institute, 989-111, Daedeokdaero, Yuseong, Daejeon, Republic of Korea

## ARTICLE INFO

## Article history:

Received 8 August 2022

Received in revised form

5 September 2022

Accepted 9 September 2022

Available online 19 September 2022

## Keywords:

Silicon carbide

Neutron irradiation

Radiation damage

Thermal annealing

Deep-level transient spectroscopy

## ABSTRACT

The effect of thermal annealing on defect recovery of in-core neutron-irradiated 4H–SiC was investigated. Au/SiC Schottky diodes were manufactured using a 4H–SiC epitaxial wafer that was neutron-irradiated at the HANARO research reactor. The electrical characteristics of their epitaxial layers were analyzed under various conditions, including different neutron fluences ( $1.3 \times 10^{17}$  and  $2.7 \times 10^{17}$  neutrons/cm<sup>2</sup>) and annealing times (up to 2 h at 1700 °C). Capacity–voltage measurements showed high carrier compensation in the neutron-irradiated samples and a recovery tendency that increased with annealing time. The carrier density could be recovered up to 77% of the bare sample. Deep-level-transient spectroscopy revealed intrinsic defects of 4H–SiC with energy levels 0.47 and 0.68 eV below the conduction-band edge, which were significantly increased by in-core neutron irradiation. A previously unknown defect with a high electron-capture cross-section was discovered at 0.36 eV below the conduction-band edge. All defect concentrations decreased with 1700 °C annealing; the decrease was faster when the defect level was shallow.

© 2022 Korean Nuclear Society, Published by Elsevier Korea LLC. This is an open access article under the CC BY-NC-ND license (<http://creativecommons.org/licenses/by-nc-nd/4.0/>).

## 1. Introduction

It is now well-known that silicon carbide (SiC) devices can frequently outperform devices based on conventional semiconductors such as silicon [1]. SiC is particularly suitable for application in harsh environments, exhibiting excellent temperature and radiation resistance because of its wide band gap and strong silicon–carbon bonds. However, the material also poses various difficulties. The processes of single-crystal growth and etching in SiC are fundamentally difficult. Moreover, certain device processes, e.g., ion-implantation doping of the SiC epi-layer for junction formation, can raise the risk of radiation damage [2–6].

Recently, the technique of neutron transmutation doping (NTD) has been applied to uniform doping of wide-band-gap semiconductors such as SiC [7,8]. The doping is conducted in a research reactor. In the in-core area of the reactor, not only thermal neutrons, but also epithermal neutrons, fast neutrons, and gamma rays are present; these various types of radiation affect the electrical properties of SiC through lattice damage. For recovery from such

lattice damage and for activation of the semiconductor material, post-implantation thermal annealing is performed, typically at 1600–1800 °C. However, detailed studies of in-core neutron-irradiated SiC have not been conducted.

In this study, neutron damage and recovery in the SiC epitaxial layer were investigated using a 4H–SiC Schottky diode. The 4H–SiC epitaxial wafer was irradiated by in-core neutrons in the vertical irradiation hole of the High Flux Advanced Neutron Application Reactor (HANARO) at the Korea Atomic Energy Research Institute (KAERI), and the change in electrical characteristics with neutron fluence and annealing process was observed.

## 2. Materials and methods


Samples consisted of N-type epitaxial 4H–SiC (TYSiC Co., Ltd.) diced at 1 cm × 1 cm. The thickness and doping density of the epitaxial layer were 30 μm and  $9.55 \times 10^{14}$  cm<sup>-3</sup>, respectively. The doping density of the n-type substrate and the thin buffer layer was  $1.0 \times 10^{18}$  cm<sup>-3</sup>, and a total thickness of the wafer, including the epi-layer, was 373 μm.

The sample was irradiated in the NAA1 vertical irradiation hole at HANARO using a pneumatic transfer system [9]. Fig. 1(a) is a top view of the HANARO core showing the location of NAA1. During irradiation, reactor power was maintained at 15 MW<sub>th</sub>. The

\* Corresponding author. Korea Atomic Energy Research Institute, 989-111, Daedeokdaero, Yuseong, Daejeon, Republic of Korea.

E-mail address: [bgpark@kaeri.re.kr](mailto:bgpark@kaeri.re.kr) (B.-G. Park).

<sup>1</sup> These authors contributed equally to this work.



**Fig. 1.** (a) Location of the NAA1 vertical irradiation hole in the HANARO reactor. (b) Calculated differential neutron flux in NAA1. (NAA, neutron activation analysis; NTD, neutron transmutation doping).

thermal-neutron flux at the NAA1 irradiation hole (measured by the cobalt-wire activation method) was  $1.33 \times 10^{13}$  neutrons/cm<sup>2</sup>s. The neutron-energy spectrum at NAA1 was calculated by Monte Carlo simulation using the Monte Carlo N-particle (MCNP) code. Fig. 1(b) shows the calculated energy-differential neutron spectrum in the hole. The thermal- and fast-neutron fluxes were calculated to be  $4.39 \times 10^{13}$  and  $2.31 \times 10^{10}$  neutrons/cm<sup>2</sup>s, respectively, and the thermal-to-fast-neutron-flux ratio was 99.95%.

The in-core neutron-irradiated samples were annealed in a graphite furnace (Setaram Inc.) at 1700 °C with a heat rate of 50 K/min. During annealing, the samples were installed in the sample holder of an alumina (Al<sub>2</sub>O<sub>3</sub>) crucible, with contact between sample and sample holder minimized for uniform heating. The Ar-gas flow rate was maintained at 30 ml/min. The neutron-irradiated samples were annealed for times ranging from 30 to 120 min. The in-core neutron-irradiation and annealing processes are summarized in Table 1. Fig. 2 defines the annealing profiles and shows a photograph of the SiC sample in the alumina crucible of the heating furnace.

Next, the samples were washed with acetone and ethanol for 5 min and 49% hydrofluoric acid for 10 s, then washed with deionized water. To fabricate the Schottky barrier diodes (SBDs), Au and Ag were sputter-deposited on opposite sides of the samples using a CCU-010 coating unit (Safematic Co., Ltd.). The diameter and thickness of the Au Schottky electrode were 3 mm and 100 nm, respectively. A 65-μm-thick polyimide mask was used to form the circular Schottky electrode at the center of the sample. The Ag ohmic electrode was formed on the entire back side of the sample

with thickness of 100 nm.

C–V (current–voltage) measurement was performed on the annealed samples using an MFIA capacitance meter (Zurich Instrument Co., Ltd.). The amplitude of the AC signal was 300 mV; the frequency was 100 kHz. The I–V (current–voltage) characteristics of each sample were measured using a Keithley 2612A source meter (Keithley Tektronix, Inc.). All C–V and I–V measurements were carried out at room temperature. In addition, deep-level-transient spectroscopy (DLTS) was performed to evaluate neutron damage to the crystal structure. The DLTS measurement system, which was developed by KAERI, consists of a vacuum chamber for sample mounting, a helium compressor, and a Lake Shore 335 temperature controller (Lake Shore Cryotronics, Inc.), including a capacitance meter. The temperature was scanned from 80 to 330 K in 1 K steps. The total scan time was 22 h. The capacitance-transient signal at each temperature was measured using the MFIA capacitance meter.

### 3. Results and discussion

Fig. 3 presents the C–V curves of diode samples with different neutron fluences and annealing profiles. In samples A<sub>2</sub>, A<sub>3</sub>, and E (the bare sample), the capacitance increased as the reverse bias decreased. In the C–V curves of samples A<sub>1</sub>, A<sub>2</sub> and A<sub>3</sub> (which had progressively longer annealing times) the recovery effect is visible: as the annealing times grew longer, the corresponding curves approached that of the bare sample (E) more closely. It is inferred that crystal recovery in 1700 °C heat treatment was continuously performed up to 120 min of annealing time. For samples A<sub>1</sub>, B<sub>1</sub>, B<sub>2</sub>,

**Table 1**  
In-core neutron-irradiation and annealing processes in the experiment.

Sample	Irradiation time (sec)	Neutron fluence (neutrons/cm <sup>2</sup> )	Annealing		
			Temperature (°C)	Time (min)	Profile <sup>a</sup>
A <sub>0</sub>	9999	$1.33 \times 10^{17}$	no annealing		
A <sub>1</sub>			1700	30	Ann1
A <sub>2</sub>			60	Ann2	
A <sub>3</sub>	120	Ann3			
B <sub>0</sub>	19998	$2.66 \times 10^{17}$	no annealing		
B <sub>1</sub>			1700	30	Ann1
B <sub>2</sub>			60	Ann2	
B <sub>3</sub>			120	Ann3	
E	no irradiation		no annealing		

<sup>a</sup> Annealing profiles for each sample are given in Fig. 2.




Fig. 2. The four annealing profiles used in the experiment (Left) and photograph of an SiC sample in the alumina crucible of the heating furnace (Right).




Fig. 3. C–V curves for the (a) A-group and E samples, and (b) B-group samples. (Neutron fluence and annealing profiles for each sample are listed in Table 1).

and B<sub>3</sub>, the capacitances were constant in the range 50–65 pF independently of the reverse bias. Thus, no charge movement occurred at the boundary of the depletion layer in the SiC formed by the Schottky metal: either the SiC became amorphous because of excessive lattice damage, or there was not enough time for lattice recovery. In addition, the C–V curves of diode sample which was annealed at 800 °C for 30 min after irradiation with  $1.33 \times 10^{17} \text{ cm}^{-2}$  of neutron fluence was measured to investigate the effect of thermal annealing at low temperature. The measured capacitance was constant around 22.4 pF which was almost the same as that of the as-irradiated sample, A<sub>0</sub> and B<sub>0</sub> (not shown in the figure). Thus, apparent defect recovery was not achieved at the annealing temperature of 800 °C.

Fig. 4(a) shows the  $1/C^2$  plots of samples A<sub>2</sub>, A<sub>3</sub>, and E. Using the Mott-Schottky equation [10], carrier concentration ( $N_d$ ) and built-in potential ( $V_{bi}$ ) were evaluated (Table 2). It can be seen that  $N_d$  of the neutron-irradiated samples increased with annealing time, becoming closer to that of the bare sample. Built-in potential also increased after neutron-irradiation, but was decreased by thermal annealing. As the voltage changed from –2.5 V to 0 V, the depletion widths of A<sub>2</sub>, A<sub>3</sub>, and E changed by approximately 1000 nm. Because  $d(1/C^2)/dV$  showed little change, it can be inferred that the defects in the epi-layer were distributed uniformly. The  $1/C^2$  plots for A<sub>1</sub>, B<sub>1</sub>, B<sub>2</sub>, and B<sub>3</sub> are shown in Fig. 4(b); because of the abnormal

forms (almost flat or rising with voltage) of these curves,  $N_d$  and  $V_{bi}$  cannot be calculated.

The zero-bias capacitances of samples in the A and B groups are shown in Fig. 5. For both groups of samples (even the B group, for which  $N_d$  could not be calculated), larger zero-bias capacitance corresponded to longer annealing time. For samples A<sub>2</sub> and A<sub>3</sub>, the increase rate of the capacitance was different from that of  $N_d$ . Carrier concentrations of the A<sub>2</sub> and A<sub>3</sub> samples were evaluated to be 53% and 77% of that of the bare sample, respectively; their zero-bias capacitances were 34% and 56% of that of the bare sample.

Theoretically, the zero-bias capacitance ( $C_D$ ) of a metal–semiconductor (MS) junction is

$$C_D = \epsilon_s / W_D = \sqrt{q\epsilon_s N_d / 2(V_{bi} - kT/q)} \tag{1}$$

where  $\epsilon_s$  is the dielectric constant,  $W_D$  is the width of the depletion layer,  $q$  is the electric charge,  $k$  is the Boltzmann constant, and  $T$  is the temperature. According to Equation 1,  $C_D$  is proportional to  $[N_d / (V_{bi} - kT/q)]^{1/2}$ . This agrees with the data: for samples A<sub>2</sub>, A<sub>3</sub>, and E, there was a simultaneous increase in  $N_d$  and decrease in the built-in potential, and also an increase in  $C_D$  as predicted. The same may be true in the B samples, although for them  $C_D$  could not be evaluated.

Fig. 6 shows the forward-bias C–V curves for the samples in




Fig. 4. Inverse square of capacitance for (a) A-group and E samples, and (b) A<sub>1</sub> and B-group samples. Data for non-annealed samples (A<sub>0</sub> and B<sub>0</sub>) are shown in the box of (b). The curves in (b) are considered abnormal.

Table 2  
Calculated carrier concentration and built-in potential for each sample.

Sample	Carrier concentration (cm <sup>-3</sup> )	Built-in potential (V)
A <sub>1</sub>	-	-
A <sub>2</sub>	5.13 × 10 <sup>14</sup>	3.62
A <sub>3</sub>	7.43 × 10 <sup>14</sup>	1.89
B <sub>1</sub>	-	-
B <sub>2</sub>	-	-
B <sub>3</sub>	-	-
E	9.69 × 10 <sup>14</sup>	0.76

Table 1. C–V data for 500-μm-thick high-purity semi-insulated (HPSI) 4H–SiC are also shown in the figure. The same fabrication and measurement procedures (dicing and metallization, etc.) were used for the HPSI as for the other samples. In the cases of the HPSI, A<sub>0</sub> and B<sub>0</sub>, no capacitance change was found, because there could be no carrier flow up to 3 V. On the other hand, A<sub>1</sub>, B<sub>1</sub>, B<sub>2</sub>, and B<sub>3</sub> showed slight increasing capacitance beyond 0.5–1.0 V. Perhaps carrier flow occurred at the MS junction because the crystal structure in the epi-layer was partially recovered for the corresponding samples. The order of the capacitance-increase rates of the A and B groups is consistent with the order of high zero-bias capacitance in Fig. 5; i.e., the level of crystal recovery is high in the order A<sub>3</sub> > A<sub>2</sub> > B<sub>3</sub> > A<sub>1</sub> > B<sub>2</sub> > B<sub>1</sub>.




Fig. 6. Forward-bias C–V characteristics for samples (see Table 1; HPSI: high-purity semi-insulated 4H–SiC).

Fig. 7 shows the forward bias I–V curve for all samples. In the case of sample A<sub>0</sub> and B<sub>0</sub>, the current hardly changed with respect to the voltage. This is not significantly different from the results for the HPSI sample; the wafer may become semi-insulated because of




Fig. 5. Measured zero-bias capacitance C<sub>D</sub> for irradiated and annealed samples (A and B groups).




Fig. 7. Forward bias I–V curves for all samples (see Table 1; HPSI: high-purity semi-insulated 4H–SiC).




Fig. 8. Reverse bias  $I$ – $V$  curves for the A- and B-group samples and bare sample (E).

neutron damage. On the other hand, sample which was annealed at 800 °C for 30 min after irradiation with  $1.33 \times 10^{17} \text{ cm}^{-2}$  of neutron fluence, showed weak thermal emission of carriers, with a turn-on voltage at  $\sim 2$  V. The resistances of HPSI and non-annealed samples were  $1.52 \times 10^{10} \Omega$  and  $1.10 \times 10^{10} \Omega$ , respectively, corresponding to almost the same resistivity ( $\sim 2 \times 10^{10} \Omega\text{-cm}$ ). In the other samples, by contrast, typical diode  $I$ – $V$  curves were found. For 1700 °C-annealed samples other than A<sub>2</sub> and A<sub>3</sub>, similar slopes were observed at the region of high forward bias ( $>1$  V) where the series-resistance component had an effect.

The reverse bias  $I$ – $V$  curves for A-group, B-group and E, shown in Fig. 8, are all typical diode curves, suggesting functionality in terms of device performance. The degree of increase in leakage current was irrelevant to the degree of crystal recovery. However, breakdown phenomena and a non-negligible increase in leakage with reverse bias were observed in A<sub>1</sub>, A<sub>2</sub>, and B<sub>3</sub>. As the size of the electrode in the experiment was quite large (3 mm diameter), this seems to have been due to external factors such as the surface conditions, not to differences in irradiation or annealing conditions.

Fig. 9 shows forward bias  $I$ – $V$  curves in a low voltage range for the diode samples in Fig. 8. The turn-on voltage of each sample was in the range 0.1–0.4 V. The region of logarithmic increase for each set of data is where the thermionic emission of carrier occurred; using thermionic emission theory [10], the ideality factor ( $n$ ), barrier height ( $\phi_B$ ), and reverse saturation current ( $I_0$ ) were calculated (Table 3).




Fig. 9. Forward bias  $I$ – $V$  curves in a low voltage range for A- and B-group samples and bare sample (E).

Table 3

Ideality factor  $n$ , barrier height  $\phi_B$ , and reverse saturation current  $I_0$  for each sample.

Sample	Ideality factor	Barrier height (V)	Reverse saturation current (A)
A <sub>1</sub>	1.20	1.03	1.51E-11
A <sub>2</sub>	1.31	1.18	3.49E-14
A <sub>3</sub>	1.13	1.30	4.59E-16
B <sub>1</sub>	1.17	1.18	4.28E-14
B <sub>2</sub>	1.10	1.19	3.13E-14
B <sub>3</sub>	1.16	1.11	5.45E-13
E	1.26	1.13	2.87E-13

No dependence of  $n$  and  $\phi_B$  on the neutron fluence or annealing time was apparent. The  $\phi_B$  values were much lower than the known value [11], perhaps because the metallization in the experiment was carried out using sputtering at room temperature. Although  $\phi_B$  tends to be inversely proportional to  $n$  [12], no relationship at all between them was observed; the epitaxial surface may have changed under the influence of neutron irradiation or annealing.

Fig. 10 shows the DLTS measurement results of samples A<sub>2</sub> and A<sub>3</sub>. In the DLTS spectrum, three defect peaks (#1, #2, and #3) appeared near 130, 230, and 285 K, respectively. The energy level and electron capture cross-section of each peak were calculated by exponential fitting in the Arrhenius plot of Fig. 10, based on the method in Ref. [13]. Calculated defect parameters are shown in Table 4. Peaks #1, #2, and #3 had energy levels of  $E_C - 0.36$ ,  $E_C - 0.47$ , and  $E_C - 0.68$  eV, respectively, where  $E_C$  corresponds to the edge of the conduction band. Peak #3 is  $Z_{1/2}$ , which is the main defect of the 4H–SiC epi-layer and is known to originate in carbon vacancies. Considering that the concentration of as-grown epi-layer was  $0.3\text{--}2 \times 10^{13} \text{ cm}^{-3}$  [12], the  $Z_{1/2}$  concentration of samples was increased by in-core neutron irradiation. Peak #2 is the same kind




Fig. 10. Deep-level-transient spectra (DLTS) of samples A<sub>2</sub> and A<sub>3</sub>. Arrhenius plot is shown in box.

Table 4

Defect parameters of in-core neutron-irradiated 4H–SiC.

Peak	Defect energy level (eV)	Electron-capture cross-section (cm <sup>2</sup> )	Defect label
#1	$E_C - 0.36$	$5.4 \times 10^{-11}$	
#2	$E_C - 0.47$	$7.8 \times 10^{-16}$	E5 [14], EH1 [15].
#3	$E_C - 0.68$	$2.0 \times 10^{-14}$	Z1/2 [16,17]

**Table 5**  
Defect densities of samples A<sub>2</sub> and A<sub>3</sub>.

Sample	Defect density ( $10^{14} \text{ cm}^{-3}$ )		
	Peak #1	Peak #2	Peak #3
A <sub>2</sub>	1.16	4.42	4.08
A <sub>3</sub>	0.40	3.04	3.70

of defect as E<sub>5</sub> in Ref. [14] and EH1 in Ref. [15], taking into account their similar parameters; it is an intrinsic structural defect due to the displacement of Si or C atoms. Peak #1 has very high cross-section and has never been previously reported in experiments using electron- or ion-beam-irradiated 4H–SiC. It may be related to the phosphorus generated by the reaction  $^{30}\text{Si}(n,\gamma)^{31}\text{Si} \rightarrow ^{31}\text{P} + \beta^-$  ( $T_{1/2} = 2.62 \text{ h}$ ). This would be a major contributor to carrier-density reduction after in-core neutron irradiation. Table 5 shows the estimated defect densities of A<sub>2</sub> and A<sub>3</sub>. The concentration of all defects was reduced with the 1700 °C heat treatment. As the annealing time doubled, the defect densities of peaks #1, #2 and #3 decreased to 34%, 68%, and 91%, respectively. This proves that defect recovery by thermal annealing is faster when the defect level is shallower.

#### 4. Conclusion

In this study, recovery of neutron-induced defects on a 4H–SiC epitaxial layer by thermal annealing was investigated. The reverse-bias C–V characteristics confirmed strong charge compensation caused by uniformly distributed defects in a 4H–SiC epitaxial layer irradiated by neutrons with fluence  $1.3\text{--}2.7 \times 10^{17} \text{ cm}^{-2}$ . The compensation was reduced by 1700 °C annealing, and the electrical characteristics became somewhat closer to those of the bare sample. The zero-bias capacitance and forward bias C–V showed time-dependent recovery behavior with annealing time. Every irradiated and 1700 °C-annealed sample showed a typical diode I–V curve, implying little or no functional degradation as a diode.

In addition, we used DLTS measurements to analyze neutron-induced damage to the crystal structure of the epi-layer and the effects of annealing. Three defect-state energy levels were found, with energies  $E_C - 0.36$  (peak #1),  $E_C - 0.47$  (peak #2), and  $E_C - 0.68$  eV (peak #3), respectively. Peaks #2 and #3 were identified as intrinsic defects; peak #1, reported here for the first time, is probably phosphorus-related defect. The concentration of all defects decreased with 1700 °C annealing and showed a faster recovery tendency at shallower defect levels. However, even the samples annealed at 1700 °C for 2 h still had many defects, inducing a carrier reduction of ~50% compared to a non-irradiated sample.

For in-core application of SiC, further study of annealing recovery at temperatures >1700 °C is required. The present

experimental results lay the groundwork for such follow-up studies.

#### Declaration of competing interest

The authors declare that they have no known competing financial interests or personal relationships that could have appeared to influence the work reported in this paper.

#### Acknowledgments

This work was supported by the National Research Council of Science & Technology (NST) grant by the Korea government (MSIT) (No. CAP22011-200) and research fund of Hanyang University (HY-2019).

#### References

- [1] G.L. Harris, *Properties of Silicon Carbide*, INSPEC, London, 1995, pp. 235–237.
- [2] E.M. Handy, et al., Al, B, and Ga ion-implantation doping of SiC, *J. Electron. Mater.* 29 (11) (2000) 1340–1345.
- [3] M.A. Capano, R. Santhakumar, R. Venugopal, M.R. Melloch, J.A. Cooper Jr., Phosphorus implantation into 4H-silicon carbide, *J. Electron. Mater.* 29 (2) (2000) 210–214.
- [4] J. Senzaki, K. Fukuda, K. Arai, Effects of annealing conditions on resistance lowering of high-phosphorus-implanted 4H-SiC, *Mater. Sci. Forum* 457–460 (2004) 901–905.
- [5] Y. Negoro, et al., Electrical activation of high-concentration aluminum implanted in 4H-SiC, *J. Appl. Phys.* 96 (2004) 4916–4922.
- [6] F. Roccaforte, et al., Selective doping in silicon carbide power devices, *Materials* 14 (2021) 3923–3946.
- [7] H. Heissenstein, H. Sadowski, C. Peppermüller, R. Helbig, Radiation defects and doping of SiC with phosphorus by nuclear transmutation doping (NTD), *Mater. Sci. Forum* 338–342 (2000) 853–856.
- [8] Byung-Gun Park, Gi-Doo Kang, Junesic Park, Test of neutron transmutation doping of SiC by implantation of phosphorus, *Transactions of the Korean Nuclear Society Spring Meeting* (Jeju, Korea, May 19–20, 2022)
- [9] Yong-Sam Chung, Sun-Ha Kim, Jong-Hwa Moon, Sung-Yeol Baek, Hark-Rho Kim, Characteristics of a new pneumatic transfer system for a neutron activation analysis at the hanaro research reactor, *Nucl. Eng. Technol.* 41 (6) (2009) 813–820.
- [10] S.M. Sze, K.K. Ng, *Physics of Semiconductor Devices*, third ed., 47, John Wiley & Sons, Hoboken, 2007, p. 138.
- [11] A. Itoh, T. Kimoto, H. Matsunami, High performance of high-voltage 4H-SiC Schottky barrier diodes, *IEEE Electron. Device Lett.* 16 (6) (1995) 280–282.
- [12] T. Kimoto, J.A. Cooper, *Fundamentals of Silicon Carbide Technology*, 103, John Wiley & Sons Singapore Pte. Ltd., Singapore, 2014, pp. 250–251.
- [13] D.V. Lang, Deep-level transient spectroscopy: a new method to characterize traps in semiconductors, *J. Appl. Phys.* 45 (1974) 3023–3032.
- [14] Ł. Gelczuk, M. Da browska-Szata, M. Sochacki, J. Szmidi, Characterization of deep electron traps in 4H-SiC junction barrier Schottky rectifiers, *Solid State Electron* 94 (2014) 56–60.
- [15] C. Hemmingsson, N.T. Son, O. Kordina, J.P. Bergman, E. Janzén, J.L. Lindström, S. Savage, N. Nordell, Deep level defects in electron-irradiated 4H SiC epitaxial layers, *J. Appl. Phys.* 81 (9) (1997) 6155–6159.
- [16] A.A. Lebedev, Deep level centers in silicon carbide: a review, *Semiconductors* 33 (2) (1999) 107–130.
- [17] L. Storasta, J.P. Bergman, E. Janzén, A. Henry, J. Lu, Deep levels created by low energy electron irradiation in 4H-SiC, *J. Appl. Phys.* 96 (2004) 4909–4915.