과제정보
This research was supported by the MSIT(Ministry of Science and ICT), Korea, under the ICAN(ICT Challenge and Advanced Network of HRD) program(IITP-2023-RS-2022-00156385) supervised by the IITP(Institute of Information & Communications Technology Planning & Evaluation). This research was supported by the MSIT(Ministry of Science and ICT), Korea, under the Innovative Human Resource Development for Local Intellectualization support program(IITP-2023-RS-2022-00156287) supervised by the IITP(Institute for Information & communications Technology Planning & Evaluation). This research was supported by the BK21 FOUR Program(Fostering Outstanding Universities for Research, 5199991 714138) funded by the Ministry of Education (MOE, Korea) and National Research Foundation of Korea(NRF). The EDA tool was supported by the IC Design Education Center (IDEC), South Korea.
참고문헌
- K. S. Nikhil, N. DasGupta, A. DasGupta and A. Chakravorty, "Analysis and Modeling of the Snapback Voltage for Varying Buried Oxide Thickness in SOI-LDMOS Transistors," in IEEE Transactions on Electron Devices, vol.63, no.10, pp.4003-4010, 2016. DOI: 10.1109/TED.2016.2600265.
- K. S. Nikhil, N. DasGupta, A. DasGupta and A. Chakravorty, "SOI-LDMOS Transistors With Optimized Partial n+ Buried Layer for Improved Performance in Power Amplifier Applications," in IEEE Transactions on Electron Devices, vol.65, no.11, pp.4931-4937, 2018. DOI: 10.1109/TED.2018.2867656.
- Myoung Jin Lee et al., "Partial SOI type isolation for improvement of DRAM cell transistor characteristics," in IEEE Electron Device Letters, vol.26, no.5, pp.332-334, 2005, DOI: 10.1109/LED.2005.846590.
- J. H. Park et al., "Row Hammer Reduction Using a Buried Insulator in a Buried Channel Array Transistor," in IEEE Transactions on Electron Devices, vol.69, no.12, pp.6710-6716, 2022. DOI: 10.1109/TED.2022.3215931.
- Y. Hu et al., "Dimension Effect on Breakdown Voltage of Partial SOI LDMOS," in IEEE Journal of the Electron Devices Society, vol. 5, no. 3, pp. 157-163, 2017. DOI: 10.1109/JEDS.2017.2690363.
- A. A. Orouji, S. Sharbati and M. Fathipour, "A New Partial-SOI LDMOSFET With Modified Electric Field for Breakdown Voltage Improvement," in IEEE Transactions on Device and Materials Reliability, vol.9, no.3, pp.449-453, 2009. DOI: 10.1109/TDMR.2009.2024688.
- S. E. Jamali Mahabadi, A. A. Orouji, P. Keshavarzi, S. Rajabi, Hamid Amini Moghadam and Maryam Iranian Pour Haghighi, "A novel step buried oxide Partial SOI LDMOSFET with Triple Drift layer," 2011 International Conference on Signal Processing, Communication, Computing and Networking Technologies, Thuckalay, India, 2011, pp.174-177. DOI: 10.1109/ICSCCN.2011.6024538.
- H. Elahipanah and A. A. Orouji, "A 1300-V 0.34-Ω·cm2 Partial SOI LDMOSFET With Novel Dual Charge Accumulation Layers," in IEEE Transactions on Electron Devices, vol.57, no.8, pp.1959-1965, 2010. DOI: 10.1109/TED.2010.2050100.
- Garner DM, Ensell G, Bonar J, Blackburn A, Udrea F,Lim HT, et al. The fabrication of a partial SOI substrate. In: Ninth International Symposium on Silicon-on-Insulator Technology and Devices, 1999. pp.73-8.
- Houadef, Ali, and Boualem Djezzar. 2022. "Design of an LDMOS Transistor Based on the 1 µm CMOS Process for High/Low Power Applications" Engineering Proceedings 14, no.1: 17. http DOI: 10.3390/engproc2022014017
- J. A. Appels and H. M. J. Vaes, "High voltage thin layer devices (RESURF devices)," 1979 International Electron Devices Meeting, Washington, DC, USA, 1979, pp.238-241, DOI: 10.1109/IEDM.1979.189589.
- J. Yaoet al., "SOI LDMOS With High-k Multi-Fingers to Modulate the Electric Field Distributions," in IEEE Transactions on Electron Devices, vol.70, no.5, pp.2204-2209, 2023. DOI: 10.1109/TED.2023.3262224.