DOI QR코드

DOI QR Code

진공 게이트 스페이서를 지니는 Bulk FinFET의 단채널효과 억제를 위한 소자구조 최적화 연구

Device Optimization for Suppression of Short-Channel Effects in Bulk FinFET with Vacuum Gate Spacer

  • Yeon, Ji-Yeong (School of Electronics Engineering, Chungbuk National University) ;
  • Lee, Khwang-Sun (School of Electronics Engineering, Chungbuk National University) ;
  • Yoon, Sung-Su (School of Electronics Engineering, Chungbuk National University) ;
  • Yeon, Ju-Won (School of Electronics Engineering, Chungbuk National University) ;
  • Bae, Hagyoul (Department of Electronic Engineering, Jeonbuk National University) ;
  • Park, Jun-Young (School of Electronics Engineering, Chungbuk National University)
  • 투고 : 2022.06.24
  • 심사 : 2022.08.18
  • 발행 : 2022.11.01

초록

Semiconductor devices have evolved from 2D planar FETs to 3D bulk FinFETs, with aggressive device scaling. Bulk FinFETs make it possible to suppress short-channel effects. In addition, the use of low-k dielectric materials as a vacuum gate spacer have been suggested to improve the AC characteristics of the bulk FinFET. However, although the vacuum gate spacer is effective, correlation between the vacuum gate spacer and the short-channel-effects have not yet been compared or discussed. Using a 3D TCAD simulator, this paper demonstrates how to optimize bulk FinFETs including a vacuum gate spacer and to suppress short-channel effects.

키워드

과제정보

이 성과는 정부(과학기술정보통신부)의 재원으로 한국연구재단의 지원을 받아 수행된 연구임 (No. 2022R1F1A1071914 and 2021R1F1A1049456).

참고문헌

  1. A. Razavieh, P. Zeitzoff, and E. J. Nowak, IEEE Trans. Nanotechnol., 18, 99 (2019). [DOI: https://doi.org/10.1109/TNANO. 2019.2942456]
  2. R. Deshmukh, A. Khanzode, S. Kakde, and N. Shah, 2015 International Conference on Computer, Communication and Control (IC4), (Indore, India, 2015). [DOI: https://doi.org/10.1109/IC4.2015.7375645]
  3. L. Witters, A. Veloso, I. Ferain, M. Demand, N. Collaert, N. J. Son, C. Adelmann, J. Meersschaut, R. Vos, E. Rohr, M. Wada, T. Schram, S. Kubicek, K. D. Meyer, S. Biesemans, and M. Jurczak, 2008 IEEE International SOI Conference, (New Paltz, NY, USA, 2008), [DOI: https://doi.org/10.1109/SOI.2008.4656324]
  4. H. Bae, S. G. Nam, T. Moon, Y. Lee, S. Jo, D.-H. Choe, S. Kim, K.-H. Lee, and J. Heo, 2020 IEEE International Electron Devices Meeting (IEDM), (San Francisco, CA, USA, 2020). [DOI: https://doi.org/10.1109/IEDM13553.2020.9372076]
  5. A. B. Sachid, M. C. Chen, C. Hu, IEEE Trans. Electron Dev., 64, 1861 (2017). [DOI: https://doi.org/10.1109/TED.2017.2664798]
  6. J. Park and C. Hu, 2008 9th International Conference on SolidState and Integrated-Circuit Technology, (Beijing, China, 2008). [DOI: https://doi.org/10.1109/ICSICT.2008.4734461]
  7. K. Cheng, C. Park, C. Yeung, S. Nguyen, J. Zhang, X. Miao, M. Wang, S. Mehta, J. Li, C. Surisetty, R. Muthinti, Z. Liu, H. Tang, S. Tsai, T. Yamashita, H. Bu, and R. Divakaruni, 2016 IEEE International Electron Devices Meeting (IEDM), (San Francisco, CA, USA, 2016). [DOI: https://doi.org/10.1109/IEDM.2016.7838436]
  8. A. B. Sachid, Y. M. Huang, Y. J. Chen, C. C. Chen, D. D. Lu, M. C. Chen, and C. Hu, IEEE Electron Device Lett., 38, 16 (2016). [DOI: https://doi.org/10.1109/LED.2016.2628768]
  9. D.-H. Wang, K.-S. Lee, and J.-Y. Park, Micromachines, 13, 987 (2022). [DOI: https://doi.org/10.3390/mi13070987]
  10. C. R. Manoj, M. Nagpal, D. Varghese, V. R. Rao, IEEE Trans. Electron Dev., 55, 609 (2008). [DOI: https://doi.org/10.1109/TED.2007.912996]
  11. Y.-C. Wu and Y.-R. Jhan, 3D TCAD simulation for CMOS nanoelectronic devices (Springer, Singapore, 2018) pp. 1-17. [DOI: https://doi.org/10.1007/978-981-10-3066-6_1]
  12. K. B. Choi, J. M. Shin, and J. H. Lee, J. Nanosci. Nanotechnol., 16, 4803 (2016). [DOI: https://doi.org/10.1166/jnn.2016.12240]
  13. A. B. Sachid, Y. M. Huang, Y. J. Chen, C. C. Chen, D. D. Lu, M. C. Chen, and C. Hu, IEEE Electron Device Lett., 38, 16 (2016). [DOI: https://doi.org/10.1109/LED.2016.2628768]