Journal of IKEEE (전기전자학회논문지)

Institute of Korean Electrical and Electronics Engineers (한국전기전자학회)
권호 표지
DOI QR코드

DOI QR Code

A 166MHz Phase-locked Loop-based Frequency Synthesizer

166MHz 위상 고정 루프 기반 주파수 합성기

  • Minjun, Cho (Department of Electronic Engineering, Graduate School, Kumoh National Institute of Technology) ;
  • Changmin, Song (Department of Electronic Engineering, Graduate School, Kumoh National Institute of Technology) ;
  • Young-Chan, Jang (Department of Electronic Engineering, Graduate School, Kumoh National Institute of Technology)
  • Received : 2022.11.30
  • Accepted : 2022.12.23
  • Published : 2022.12.31
Download PDF
⟨ Previous Next ⟩

Abstract

A phase-locked loop (PLL)-based frequency synthesizer is proposed for a system on a chip (SoC) using multi-frequency clock signals. The proposed PLL-based frequency synthesizer consists of a charge pump PLL which is implemented by a phase frequency detector (PFD), a charge pump (CP), a loop filter, a voltage controlled oscillator (VCO), and a frequency divider, and an edge combiner. The PLL outputs a 12-phase clock by a VCO using six differential delay cells. The edge combiner synthesizes the frequency of the output clock through edge combining and frequency division of the 12-phase output clock of the PLL. The proposed PLL-based frequency synthesizer is designed using a 55-nm CMOS process with a 1.2-V supply voltage. It outputs three clocks with frequencies of 166 MHz, 83 MHz and 124.5MHz for a reference clock with a frequency of 20.75 MHz.

다중 주파수 클럭 신호를 사용하는 시스템 온 칩(SoC: system on a chip)를 위해 위상 고정 루프(PLL: phase-locked loop) 기반 주파수 합성기가 제안된다. 제안하는 PLL 기반 주파수 합성기는 위상 주파수 검출기(PFD: phase frequency detector), 전하 펌프(CP: charge pump), 루프 필터, 전압 제어 발진기(VCO: voltage-controlled oscillator), 그리고 주파수 분주기로 구현되는 전하 펌프 위상 고정 루프와 에지 컴바이너로 구성된다. PLL은 6개의 차동 지연 셀을 사용하여 VCO에 의해 12 위상 클록을 출력하며, 에지 컴바이너는 PLL의 12상 출력 클럭의 에지 컴바이닝과 주파수 분주를 통해 출력 클럭의 주파수를 합성한다. 제안된 PLL 기반 주파수 합성기는 1.2V 공급전압을 사용하는 55nm CMOS 공정에서 설계된다. 설계된 PLL 기반 주파수 합성기는 주파수가 20.75MHz인 기준 클록에 대해 166MHz, 83MHz 및 124.5MHz의 세 클록 신호를 출력한다.

Keywords

Acknowledgement

This research was supported by Kumoh National Institute of Technology(2021). Authors would like to thank the IC Design Education Center in Korea for supporting the EDA tools.

References

  1. M. Stadelmayer, T. Schumacher, T. Faseth and H. Pretl, "A 1.2-V 180-nm CMOS Low-Power Multi-Band Ring Oscillator based Frequency Synthesizer for Edge-Combining Transmitters," IEEE International New Circuits and Systems Conference, pp.22-25, 2020. DOI: 10.1109/NEWCAS49341.2020.9159846
  2. T. Schumacher, M. Stadelmayer, T. Faseth, and H. Pretl, "A review of ultra-low-power and low-cost transceiver design," Austrochip Workshop Microelectronics pp.29-34, 2017. DOI: 10.1109/Austrochip.2017.15
  3. Ruibing Lu and Cheng-Koh Koh, "SAMBA-bus: A high performance bus architecture for system-on-chips," International Conference on Computer Aided Design, pp.8-12, 2003. DOI: 10.1109/TVLSI.2007.891091
  4. Matt Weber, Arbiters:Design Ideas and Coding Styles, SNUG Boston 2001.
  5. Multi-Port Arbiter for DDR3 Memory Controller IP Core - Lattice Radiant Software User Guide, FPGA-IPUG-02132- 1.0, LATTICE SEMICONDUCTOR 2021.
  6. A. Homayoun and B. Razavi, "Analysis of Phase Noise in Phase/Frequency Detectors," IEEE Transactions on Circuits and Systems I: Regular Papers, vol.60, no.3, pp.529-539, 2013. DOI: 10.1109/TCSI.2012.2215792
  7. B. Razavi, Design of CMOS Phase-Locked Loops: From Circuit Level to Architecture Level. Cambridge: Cambridge University Press, 2020.
  8. Z. I. E. Alaoui, W. Ajib, F. Nabki and F. Gagnon, "A 0.1-9-GHz Frequency Synthesizer for Avionic SDR Applications in 0.13-㎛ CMOS Technology," in IEEE Transactions on Very Large Scale Integration Systems, vol.29, no.12, pp.2119-2129, 2021. DOI: 10.1109/TVLSI.2021.3123140
  9. K. Raczkowski, N. Markulic, B. Hershberg, and J. Craninckx, "A 9.2-12.7 GHz wideband fractional-N subsampling PLL in 28 nm CMOS with 280 fs RMS jitter," IEEE J. Solid-State Circuits, pp.1203-1213, 2015. DOI: 10.1109/RFIC.2014.6851666