과제정보
이 논문은 정부(과학기술정보통신부)의 재원으로 한국연구재단-차세대지능형반도체기술개발(소자)사업 지원을 받아 수행된 연구임[연구과제명: 저온 공정 산화물 반도체 기반 초저전력 단일3차원 집적 로직 소자 및 아키텍쳐 개발(NRF-2020M3F3A2A01085791)].
참고문헌
- G.E. Moore, "Cramming more components onto integrated circuits," Electronics, vol. 38, no. 8, Apr. 1965, pp. 114-117.
- K.J. Kuhn, "CMOS transistor scaling past 32nm and implications on variation," in Proc. IEEE/SEMI Adv. Semiconductor Manuf. Conf. (ASMC), San Francisco, CA, USA, July 2010, pp. 241-246, doi: 10.1109/ASMC.2010.5551461.
- P. Batude et al., "Advances, challenges and opportunities in 3D CMOS sequential integration," in Proc. Int. Electron Devices Meeting, Washington, DC, USA, Dec. 2011, pp. 7.3.1-7.3.4, doi: 10.1109/IEDM.2011.6131506.
- R. Courtland, "Transistors could stop shrinking in 2021," IEEE Spectrum, vol. 53, no. 9, Sept. 2016, pp. 9-11, doi: 10.1109/MSPEC.2016.7551335.
- M.T. Bohr and I.A. Young, "CMOS scaling trends and beyond," IEEE Micro, vol. 37, no. 6, Nov./Dec. 2017, pp. 20-29, doi: 10.1109/MM.2017.4241347.
- Samsung Newsroom, "Samsung's new 3D integration technology X-Cube(eXtended-Cube)," 2020, Samsung, https://news.samsung.com/global/samsung-announces-availability-of-its-silicon-proven-3d-ic-technology-for-high-performance-applications.
- S. Salahuddin, K. Ni, and S. Datta, "The era of hyper-scaling in electronics," Nature Electron., vol. 1, 2018, pp. 442-450. https://doi.org/10.1038/s41928-018-0117-x
- S. Datta et al., "Back-end-of-line compatible transistors for monolithic 3-D integration," IEEE Micro, vol. 39, no. 6, Nov./Dec. 2019, pp. 8-15, doi: 10.1109/MM.2019.2942978.
- Y. Son et al., "Monolithic integration of high-voltage thin-film electronics on low-voltage integrated circuits using a solution process," Nat. Electron., vol. 2, 2019, pp. 540-548. https://doi.org/10.1038/s41928-019-0316-0
- Sony Semiconductor Solutions Corporation, "3-layer stacked CMOS image sensor with DRAM for smartphones," Sony Corporation, 2017, https://www.sony.net/SonyInfo/News/Press/201702/17-013E/
- S.H. Wu et al., "Performance boost of crystalline In-Ga-Zn-O material and transistor with extremely low leakage for IoT normally-off CPU application," in Proc. Symp. VLSI Circuits, Kyoto, Japan, June 2017, pp. T166-T167, doi: 10.23919/VLSIC.2017.8008580.
- J. Wu et al., "A monolithic 3D integration of RRAM array with oxide semiconductor FET for in-memory computing in quantized neural network AI applications," in Proc. IEEE Symp. VLSI Technol., Honolulu, HI, USA, June 2020, pp. 1-2, doi: 10.1109/VLSITechnology18217.2020.9265062.