Journal of Power Electronics

The Korean Institute of Power Electronics (전력전자학회)
권호 표지
DOI QR코드

DOI QR Code

Novel space vector-based PWM strategy with minimal circulating current and line-current ripple for two parallel interleaved inverters

  • Jin, Xiao-Liang (College of Electrical Engineering, Zhejiang University) ;
  • Liu, Sheng-Fu (College of Electrical Engineering, Zhejiang University) ;
  • Shi, Wen (State Grid Huaian Power Supply Company) ;
  • Yang, Huan (College of Electrical Engineering, Zhejiang University) ;
  • Zhao, Rong-Xiang (College of Electrical Engineering, Zhejiang University)
  • Received : 2020.06.11
  • Accepted : 2020.11.18
  • Published : 2021.02.20
⟨ Previous Next ⟩

Abstract

Existing PWM methods suffer from a trade off between zero-sequence circulating current (ZSCC) and line-current ripple, which are two major concerns of two parallel interleaved two-level (2L) voltage-source converters (VSCs). Thus, this paper introduces a novel space vector-based PWM strategy to reduce both line-current ripple and ZSCC. Given the redundancy of the vector combination of two parallel interleaved converters, this paper proposes eight optimal vector sequences, which simultaneously optimizes the ZSCC and the line-current ripple. Then, a carrier-based scheme is applied to yield optimal vector sequences, which simplifies the implementation procedure. Furthermore, this paper quantitatively compares both the ZSCC and the line-current ripple of the proposed method to those of existing PWM schemes. This comparison confirms that the proposed method is superior to existing PWM schemes in terms of current ripple and ZSCC. Finally, experimental results further verify the theoretical analysis and the effectiveness of the proposed strategy.

Keywords

Acknowledgement

Project was supported by the Key Research and Development Program of Zhejiang Province (2019C01148) and the Major Program of the National Natural Science Foundation of China (Grant No.51690182).

References

  1. Prasad, J.S.S., Narayanan, G.: Minimization of grid currentdistortion in parallel-connected converters through carrier interleaving. IEEE Trans. Ind. Electron. 61(1), 76-91 (2014) https://doi.org/10.1109/TIE.2013.2245620
  2. Zhang, D., Wang, F., Burgos, R., Rixin, L., Boroyevich, D.: DC-link ripple current reduction for paralleled three-phase voltage-source converters with interleaving. IEEE Trans. Power Electron. 26(6), 1741-1753 (2011) https://doi.org/10.1109/TPEL.2010.2082002
  3. Maheshwari, R.: Analysis and modeling of circulating current in two parallel-connected inverters. IET Power Electron. 8(7), 1273-1283 (2015) https://doi.org/10.1049/iet-pel.2014.0656
  4. Shukla, K., Malyala, V., Maheshwari, R.: A novel carrier-based hybrid PWM technique for minimization of line current ripple in two parallel interleaved two-level VSIs. IEEE Trans. Ind. Electron. 65(3), 1908-1918 (2018) https://doi.org/10.1109/tie.2017.2745438
  5. Das, S., Narayanan, G., Pandey, M.: Space-vector-based hybrid pulsewidth modulation techniques for a three-level inverter. IEEE Trans. Power Electron. 29(9), 4580-4591 (2014) https://doi.org/10.1109/TPEL.2013.2287095
  6. Quan, Z., Li, Y.W.: A three-level space vector modulation scheme for paralleled converters to reduce circulating current and common-mode voltage. IEEE Trans. Power Electron. 32(1), 703-714 (2017a) https://doi.org/10.1109/TPEL.2016.2529959
  7. Gohil, G., et al.: Modified discontinuous PWM for size reduction of the circulating current filter in parallel interleaved converters. IEEE Trans. Power Electron. 30(7), 3457-3470 (2015) https://doi.org/10.1109/TPEL.2014.2339392
  8. Gohil, G., Bede, L., Teodorescu, R., Kerekes, T., Blaabjerg, F.: An integrated inductor for parallel interleaved VSCs and PWM schemes for flux minimization. IEEE Trans. Ind. Electron. 62(12), 7534-7546 (2015) https://doi.org/10.1109/TIE.2015.2455059
  9. Quan, Z., Li, Y.W.: Suppressing zero-sequence circulating current of modular interleaved three-phase converters using carrier phase shift PWM. IEEE Trans. Ind. Appl. 53(4), 3782-3792 (2017b) https://doi.org/10.1109/TIA.2017.2683446
  10. Zhongyi, Q., Li, Y.W.: Impact of PWM schemes on the common-mode voltage of interleaved three-phase two-level voltage source converters. Ind. Electron. IEEE Trans. 66(2), 852-864 (2019) https://doi.org/10.1109/TIE.2018.2831195