Electrical & Electronic Materials (E2M - 전기 전자와 첨단 소재)

The Korean Institute of Electrical and Electronic Material Engineers (한국전기전자재료학회)
권호 표지

Fan-out wafer-level packaging (FOWLP) 기술 동향

  • 손윤철 (조선대학교 용접.접합과학공학과)
  • Published : 2021.04.01
Download PDF
⟨ Previous Next ⟩

Abstract

Keywords

References

  1. K. S. Choi, S. H. Moon, H. C. Bae, K. S. Jang, and Y. S. Eom, Electronics and Telecommunications Trends, 32, 18 (2017).
  2. T. Braun, K. F. Becker, M. Topper, R. Aschenbrenner, and K. D. Lang, Proc. SiP Global Summit 2016-Embedded And Wafer Level Package Technology Forum (Berlin, Germany, 2016) p. 13355.
  3. H. Theuss, C. Geissler, F. X. Muehlbauer, C. V. Waechter, T. Kilger, J. Wanger, T. Fischer, U. bartl, S. Helbig, A. Sigl, D. Maier, B. Goller, M. Vobl, M. Herrmann, J. Lodermeyer, U. Krumbein, and A. Dehe, Proc. A MEMS Microphone in a FOWLP (IEEE, Las Vegas, USA, 2019).
  4. C. M. Scanlan, Die up Fully Molded Fan-Out Wafer Level Packaging, US8535978 (2013).
  5. https://www.a-star.edu.sg/ime/INDUSTRY/INDUSTRY-CONSORTIA/Fan-Out-Wafer-LevelPackaging-FOWLP-Consortium.aspx
  6. J. H. Lau, Chip Scale Review, 19, 42 (2015).
  7. J. H. Lau, N. Fan, and M. Li, Chip Scale Review, 20, 38 (2016).
  8. T. Braun, S. Voges, M. Topper, M. Wilke, M. Wohrmann, U. MaaB, M. Huhn, K. F. Becker, S. Raatz, J. U. Kim, R. Aschenbrenner, K. D. Lang, C. O'Connor, R. Barr, J. Calvert, M. Gallagher, E. Iagodkine, T. Aoude, and A. Politis, Proc. 2015 IEEE 17th Electronics Packaging and Technology Conference (IEEE, Singapore, 2015).
  9. L. T. Guan, D. S. W. Ho, C. T. Chong, and S. Bhattacharya, Proc. 2020 IEEE 70th Electronic Components and Technology Conference (ECTC) (IEEE, Orlando, FL, USA, 2020).
  10. C. T. Chong, L. T. Guan, H. yong, F. X. Che, D. H. S. Wee, and S. C. Chong, Proc. 2020 IEEE 70th Electronic Components and Technology Conference (ECTC) (IEEE, Orlando, FL, USA, 2020).