과제정보
The authors gratefully acknowledge the support from Next Generation SAR Research Laboratory at Korea Aerospace University, originally funded by Defense Acquisition Program Administration (DAPA) and Agency for Defense Development (ADD).
참고문헌
- W. M. Brown and L. J. Porcello, "An introduction to synthetic-aperture radar," in IEEE Spectrum, vol.6, no.9, pp.52-62, 1969. DOI: 10.1109/MSPEC.1969.5213674
- B. Liu, K. Wang, X. Liu and W. Yu, "An Efficient SAR Processor Based on GPU via CUDA," 2009 2nd International Congress on Image and Signal Processing, pp.1-5, 2009. DOI: 10.1109/CISP.2009.5304418
- M. Wielage, F. Cholewa, C. Fahnemann, P. Pirsch and H. Blume, "High Performance and Low Power Architectures: GPU vs. FPGA for Fast Factorized Backprojection," 2017 Fifth International Symposium on Computing and Networking (CANDAR), pp.351-357, 2017. DOI: 10.1109/CANDAR.2017.101
- X. Zhou, Z. J. Yu, Y. Cao and S. Jiang, "SAR Imaging Realization with FPGA Based on VIVADO HLS," 2019 IEEE International Conference on Signal, Information and Data Processing (ICSIDP), pp.1-4, 2019. DOI: 10.1109/ICSIDP47821.2019.9173161
- W. M. Brown and R. J. Fredricks, "Range-Doppler Imaging with Motion through Resolution Cells," in IEEE Transactions on Aerospace and Electronic Systems, vol.AES-5, no.1, pp.98-102, 1969. DOI: 10.1109/TAES.1969.309826
- A. F. Yegulalp, "Fast backprojection algorithm for synthetic aperture radar," Proceedings of the 1999 IEEE Radar Conference. Radar into the Next Millennium (Cat. No.99CH36249), pp.60-65, 1999. DOI: 10.1109/NRC.1999.767270
- R. K. Raney, H. Runge, R. Bamler, I. G. Cumming and F. H. Wong, "Precision SAR processing using chirp scaling," in IEEE Transactions on Geoscience and Remote Sensing, vol.32, no.4, pp.786-799, 1994. DOI: 10.1109/36.298008
- Y. L. Neo, F. H. Wong and I. G. Cumming, "Processing of Azimuth-Invariant Bistatic SAR Data Using the Range Doppler Algorithm," in IEEE Transactions on Geoscience and Remote Sensing, vol.46, no.1, pp.14-21, 2008. DOI: 10.1109/TGRS.2007.909090
- Baas, Bevan M. "A 9.5 mW 330 sec 1024-point FFT Processor," Proceedings of the 1998 Custom Integrated Circuits Conference (CICC), 1998. DOI: 10.1109/CICC.1998.694921
- Shousheng He and M. Torkelson, "Design and implementation of a 1024-point pipeline FFT processor," Proceedings of the IEEE 1998 Custom Integrated Circuits Conference, pp.131-134, 1998. DOI: 10.1109/CICC.1998.694922
- M. Lee, K. Shin and J. Lee, "A VLSI array processor for 16-point FFT," in IEEE Journal of Solid-State Circuits, vol.26, no.9, pp.1286-1292, 1991. DOI: 10.1109/4.84946
- Kung, Hsiang-Tsung. "Why systolic architectures?," IEEE computer 15.1, 37-46, 1982. DOI: 10.1109/mc.1982.1653825
- Kung, Sun Yuan. "VLSI array processors," Englewood Cliffs, 1988. DOI: 10.1109/massp.1985.1163741
- Hyesook Lim and E. E. Swartzlander, "Multidimensional systolic arrays for the implementation of discrete Fourier transforms," in IEEE Transactions on Signal Processing, vol.47, no.5, pp.1359-1370, 1999. DOI: 10.110978.757223 https://doi.org/10.110978.757223
- J. G. Nash, "Computationally efficient systolic architecture for computing the discrete Fourier transform," in IEEE Transactions on Signal Processing, vol.53, no.12, pp.4640-4651, 2005. DOI: 10.1109/TSP.2005.859216
- Jeong, Dongmin, et al. "Design and Implementation Systolic Array FFT Processor Based on Shared Memory," Journal of IKEEE, Vol.24, No.3, pp.797-802, 2020. DOI: 10.7471/ikeee.2020.24.3.797