Journal of IKEEE (전기전자학회논문지)

Institute of Korean Electrical and Electronics Engineers (한국전기전자학회)
권호 표지
DOI QR코드

DOI QR Code

FPGA-Based Acceleration of Range Doppler Algorithm for Real-Time Synthetic Aperture Radar Imaging

실시간 SAR 영상 생성을 위한 Range Doppler 알고리즘의 FPGA 기반 가속화

  • Jeong, Dongmin (Department of Smart Air Mobility, Korea Aerospace University) ;
  • Lee, Wookyung (School of Electronics and Information Engineering, Korea Aerospace University) ;
  • Jung, Yunho (Department of Smart Air Mobility, Korea Aerospace University)
  • Received : 2021.11.29
  • Accepted : 2021.12.07
  • Published : 2021.12.31
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, an FPGA-based acceleration scheme of range Doppler algorithm (RDA) is proposed for the real time synthetic aperture radar (SAR) imaging. Hardware architectures of matched filter based on systolic array architecture and a high speed sinc interpolator to compensate range cell migration (RCM) are presented. In addition, the proposed hardware was implemented and accelerated on Xilinx Alveo FPGA. Experimental results for 4096×4096-size SAR imaging showed that FPGA-based implementation achieves 2 times acceleration compared to GPU-based design. It was also confirmed the proposed design can be implemented with 60,247 CLB LUTs, 103,728 CLB registers, 20 block RAM tiles and 592 DPSs at the operating frequency of 312 MHz.

본 논문에서는 실시간 SAR (synthetic aperture radar) 영상 생성을 위한 RDA (range Doppler algorithm)의 FPGA 기반 가속화 기법을 제안한다. RDA의 연산 과정인 거리 및 방위 압축 연산을 가속하기 위한 시스토릭 어레이 구조 기반 정합 필터와 RCM (range cell migration)을 보상해 주기 위한 고속의 sinc 보간 연산기의 하드웨어 구조를 제시하고, Xilinx Alveo FPGA에 다채널 커널 형태로 구현하여 가속을 진행하였다. 제안된 구조의 하드웨어를 사용하여 4096×4096 크기의 영상 생성시간을 측정한 결과, Nvidia RTX3090 GPU를 사용하여 SAR 영상을 생성하는 시간보다 약 2배 가속이 가능함을 확인하였다. 또한, 제안된 가속 하드웨어는 60,247개의 CLB LUT, 103,728개의 CLB register, 20개의 block RAM tile과 592개의 DPS로 구현 가능하며, 최대 동작속도는 312 MHz임을 확인하였다.

Keywords

Acknowledgement

The authors gratefully acknowledge the support from Next Generation SAR Research Laboratory at Korea Aerospace University, originally funded by Defense Acquisition Program Administration (DAPA) and Agency for Defense Development (ADD).

References

  1. W. M. Brown and L. J. Porcello, "An introduction to synthetic-aperture radar," in IEEE Spectrum, vol.6, no.9, pp.52-62, 1969. DOI: 10.1109/MSPEC.1969.5213674
  2. B. Liu, K. Wang, X. Liu and W. Yu, "An Efficient SAR Processor Based on GPU via CUDA," 2009 2nd International Congress on Image and Signal Processing, pp.1-5, 2009. DOI: 10.1109/CISP.2009.5304418
  3. M. Wielage, F. Cholewa, C. Fahnemann, P. Pirsch and H. Blume, "High Performance and Low Power Architectures: GPU vs. FPGA for Fast Factorized Backprojection," 2017 Fifth International Symposium on Computing and Networking (CANDAR), pp.351-357, 2017. DOI: 10.1109/CANDAR.2017.101
  4. X. Zhou, Z. J. Yu, Y. Cao and S. Jiang, "SAR Imaging Realization with FPGA Based on VIVADO HLS," 2019 IEEE International Conference on Signal, Information and Data Processing (ICSIDP), pp.1-4, 2019. DOI: 10.1109/ICSIDP47821.2019.9173161
  5. W. M. Brown and R. J. Fredricks, "Range-Doppler Imaging with Motion through Resolution Cells," in IEEE Transactions on Aerospace and Electronic Systems, vol.AES-5, no.1, pp.98-102, 1969. DOI: 10.1109/TAES.1969.309826
  6. A. F. Yegulalp, "Fast backprojection algorithm for synthetic aperture radar," Proceedings of the 1999 IEEE Radar Conference. Radar into the Next Millennium (Cat. No.99CH36249), pp.60-65, 1999. DOI: 10.1109/NRC.1999.767270
  7. R. K. Raney, H. Runge, R. Bamler, I. G. Cumming and F. H. Wong, "Precision SAR processing using chirp scaling," in IEEE Transactions on Geoscience and Remote Sensing, vol.32, no.4, pp.786-799, 1994. DOI: 10.1109/36.298008
  8. Y. L. Neo, F. H. Wong and I. G. Cumming, "Processing of Azimuth-Invariant Bistatic SAR Data Using the Range Doppler Algorithm," in IEEE Transactions on Geoscience and Remote Sensing, vol.46, no.1, pp.14-21, 2008. DOI: 10.1109/TGRS.2007.909090
  9. Baas, Bevan M. "A 9.5 mW 330 sec 1024-point FFT Processor," Proceedings of the 1998 Custom Integrated Circuits Conference (CICC), 1998. DOI: 10.1109/CICC.1998.694921
  10. Shousheng He and M. Torkelson, "Design and implementation of a 1024-point pipeline FFT processor," Proceedings of the IEEE 1998 Custom Integrated Circuits Conference, pp.131-134, 1998. DOI: 10.1109/CICC.1998.694922
  11. M. Lee, K. Shin and J. Lee, "A VLSI array processor for 16-point FFT," in IEEE Journal of Solid-State Circuits, vol.26, no.9, pp.1286-1292, 1991. DOI: 10.1109/4.84946
  12. Kung, Hsiang-Tsung. "Why systolic architectures?," IEEE computer 15.1, 37-46, 1982. DOI: 10.1109/mc.1982.1653825
  13. Kung, Sun Yuan. "VLSI array processors," Englewood Cliffs, 1988. DOI: 10.1109/massp.1985.1163741
  14. Hyesook Lim and E. E. Swartzlander, "Multidimensional systolic arrays for the implementation of discrete Fourier transforms," in IEEE Transactions on Signal Processing, vol.47, no.5, pp.1359-1370, 1999. DOI: 10.110978.757223 https://doi.org/10.110978.757223
  15. J. G. Nash, "Computationally efficient systolic architecture for computing the discrete Fourier transform," in IEEE Transactions on Signal Processing, vol.53, no.12, pp.4640-4651, 2005. DOI: 10.1109/TSP.2005.859216
  16. Jeong, Dongmin, et al. "Design and Implementation Systolic Array FFT Processor Based on Shared Memory," Journal of IKEEE, Vol.24, No.3, pp.797-802, 2020. DOI: 10.7471/ikeee.2020.24.3.797