참고문헌
- D. D. Gajski et al., High-level synthesis: Introduction to chip and system design, Kluwer Academic Publisher, Hingham, MA, 1992.
- M. C. McFarland, A. C. Parker, and R. Camposano, The high-level synthesis of digital systems, Proc IEEE 78 (1990), 301-318. https://doi.org/10.1109/5.52214
- Y. Hara et al., Function call optimization for efficient behavioral synthesis, IEICE Trans. Fundamentals Electron., Commun. Comput. Sci. E90-A (2007), 2032-2036. https://doi.org/10.1093/ietfec/e90-a.9.2032
- Y. Hara et al., Partitioning of behavioral descriptions with exploiting function-level parallelism, IEICE Trans. Fundamentals Electron., Commun. Comput. Sci. E93-A (2010), 488-499. https://doi.org/10.1587/transfun.E93.A.488
- W. Sun, M. J. Wirthlin, and S. Neuendorffer, FPGA pipeline synthesis design exploration using module selection and resource sharing, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 26 (2007), 254-265. https://doi.org/10.1109/TCAD.2006.887923
- R. Zhao et al., Area-efficient pipelining for FPGA-targeted highlevel synthesis, in Proc. SCM/EDAC/IEEE Design Autom. Conf. (San Francisco, CA, USA), 2015, https://doi.org/10.1145/2744769.2744801
- M. Alle, A. Morvan, and S. Derrien, Runtime dependency analysis for loop pipelining in high-level synthesis, in Proc. ACM/EDAC/IEEE Design Autom. Conf. (Austin, TX, USA), 2013, https://doi.org/10.1145/24632 09.2488796
- F. Vahid, Partitioning sequential programs for CAD using a threestep approach, ACM Trans. Design Autom. Electron. Syst. 7 (2002), 413-429. https://doi.org/10.1145/567270.567273
- S. Raje and R. A. Bergamaschi, Generalized resource sharing, in Proc. IEEE Int. Conf. Comput.-Aided Design (San Jose, CA, USA), 1997, pp. 326-332.
- J. M. P. Cardoso, Novel algorithm combining temporal partitioning and sharing of functional units, in Proc. Int. Symp. Field-Program. Custom Comput. Mach. (Rohnert Park, CA, USA), 2001.
- J. Cong and W. Jiang, Pattern-based behavior synthesis for FPGA resource reduction, in Proc. Int. Symp. Field-Program. Gate Arrays (Monterey, CA, USA), 2008, pp. 107-116.
- M. Minutoli et al., Inter-procedural resource sharing in high level synthesis through function proxies, in Proc. Int. Conf. Field-Program. Logic Applicat. (London, UK), 2015, https://doi.org/10.1109/FPL.2015.7293958
- R. Nozaki et al., Function-level module sharing in high-level synthesis, in Proc. Int. SoC Design Conf. (Jeju, Rep. of Korea), 2019, pp. 50-51.
- Y. Hara et al., Proposal and quantitative analysis of the CHStone benchmark program suite for practical C-based high-level synthesis, J. Inf. Process. 17 (2009), 242-254. https://doi.org/10.2197/ipsjjip.17.242
- Y. Hara et al., Behavioral synthesis of double-precision floating point adders with function-level transformations: a case study, Int. Conf. Embedded Softw. Syst. (Deagu, Rep. of Korea), 2007, pp. 261-270.
- SoftFloat, available at http://www.jhauser.us/arith metic/SoftFloat.html