Journal of Power Electronics

The Korean Institute of Power Electronics (전력전자학회)
권호 표지
DOI QR코드

DOI QR Code

Logic pattern-based low-frequency pulse generation technique for modified multilevel DC-link inverters

  • Pilli, Naresh K. (Department of Electrical Engineering, Indian Institute of Technology (BHU)) ;
  • Singh, Santosh K. (Department of Electrical Engineering, Indian Institute of Technology (BHU))
  • Received : 2019.02.01
  • Accepted : 2019.09.10
  • Published : 2020.01.20
⟨ Previous Next ⟩

Abstract

The multilevel inverter (MLI) targets on generating a low THD output, which reduces the filter size requirement. This is achieved at the expense of increased switches, which increases the control complexity. Ongoing efforts are being made by researchers to reduce the switch count of MLIs. Many reduced switch count (RSC) topologies of MLIs have been reported in the literature along with various PWM techniques for providing the gate pulses for these topologies. The modified multilevel DC-link inverter (MMLDCLI) is one of the RSC MLI topologies, where only six switches are used to generate a seven level output. The MMLDCLI consists of series connected cells to generate a unipolar staircase waveform and a simple H-bridge acting as a polarity generator. Two unequal dc sources and six switches constitute the MMLDCLI generating a seven level output. This paper proposes a versatile gate pulse generation technique for the MMLDCLI, which enables a wide range of converter operation. This technique provides a smooth changeover in the number of output levels (5 levels/7 levels) resulting in a low THD in the output voltage. The viability and impact of the proposed technique on a MMLDCLI are analyzed through simulation and they are validated through a laboratory prototype.

Keywords

References

  1. Lai, J.-S., Peng, F.Z.: Multilevel converters-a new breed of power converters. IEEE Trans. Ind. Appl. 32(3), 509-517 (1996) https://doi.org/10.1109/28.502161
  2. Rodriguez, J., Lai, J.-S., Peng, F.Z.: Multilevel inverters: a survey of topologies, controls, and applications. IEEE Trans. Ind. Electron. 49(4), 724-738 (2002) https://doi.org/10.1109/TIE.2002.801052
  3. Rodriguez, J., Bernet, S., Wu, B., Pontt, J.O., Kouro, S.: Multilevel voltage-source-converter topologies for industrial medium-voltage drives. IEEE Trans. Ind. Electron. 54(6), 2930-2945 (2007) https://doi.org/10.1109/TIE.2007.907044
  4. Franquelo, L. G, Rodriguez, J., Leon, J. I., Kouro, S., Portillo, R., Prats, M. A. The age of multilevel converters arrives, IEEE industrial electronics magazine, (2008)
  5. Meynard, T., Foch, H. Multi-level conversion: high voltage choppers and voltage-source inverters, In: IEEE 23rd Annual Power Electronics Specialists Conference, 1992, pp. 397-403, (1992)
  6. Lavieville, J. P., Carrere, P., Meynard, Y. Electronic circuit for converting electrical energy, and a power supply installation making use thereof. US Patent 5,668,711, (1997)
  7. Baker, R., Bannister L.: Electric power converter. US Patent, 3 867 643, (1975)
  8. Baker, R.: Switching circuit. US Patent, 4210826, (1980)
  9. Alishah, R.S., Nazarpour, D., Hosseini, S.H., Sabahi, M.: Reduction of power electronic elements in multilevel converters using a new cascade structure. IEEE Trans. Ind. Electron. 62(1), 256-269 (2015) https://doi.org/10.1109/TIE.2014.2331012
  10. Choi, J.-S., Kang, F.-S.: Seven-level pwm inverter employing series-connected capacitors paralleled to a single dc voltage source. IEEE Trans. Ind. Electron. 62(6), 3448-3459 (2015) https://doi.org/10.1109/TIE.2014.2370948
  11. Gautam, S.P., Sahu, L.K., Gupta, S.: Reduction in number of devices for symmetrical and asymmetrical multilevel inverters. IET Power Electron. 9(4), 698-709 (2016) https://doi.org/10.1049/iet-pel.2015.0176
  12. Babaei, E., Laali, S., Bayat, Z.: A single-phase cascaded multilevel inverter based on a new basic unit with reduced number of power switches. IEEE Trans. Ind. Electron. 62(2), 922-929 (2015) https://doi.org/10.1109/TIE.2014.2336601
  13. Su, G.-J.: Multilevel dc-link inverter. IEEE Trans. Ind. Appl. 41(3), 848-854 (2005) https://doi.org/10.1109/TIA.2005.847306
  14. Babaei, E., Hosseini, S.H.: New cascaded multilevel inverter topology with minimum number of switches. Energy Convers. Manag. 50(11), 2761-2767 (2009) https://doi.org/10.1016/j.enconman.2009.06.032
  15. Al-Judi, A., Nowicki, E.: Cascading of diode bypassed transistor-voltage-source units in multilevel inverters. IET Power Electron. 6(3), 554-560 (2013) https://doi.org/10.1049/iet-pel.2011.0499
  16. Pilli, N.K., Meena, R.K., Singh, S.K.: A simplified gate pulse generation technique for modified multilevel dc-link inverter. IEEE Ind. Appl. Soc. Ann. Meet. 2017, 1-6 (2017)
  17. Babaei, E., Laali, S., Alilu, S.: Cascaded multilevel inverter with series connection of novel h-bridge basic units. IEEE Trans. Ind. Electron. 61(12), 6664-6671 (2014) https://doi.org/10.1109/TIE.2014.2316264
  18. Sanjeevan, A.R., Kaarthik, R.S., Gopakumar, K., Rajeevan, P., Leon, J.I., Franquelo, L.G.: Reduced common-mode voltage operation of a new seven-level hybrid multilevel inverter topology with a single dc voltage source. IET Power Electron. 9(3), 519-528 (2016) https://doi.org/10.1049/iet-pel.2015.0130
  19. Samadaei, E., Gholamian, S.A., Sheikholeslami, A., Adabi, J.: An envelope type (e-type) module: asymmetric multilevel inverters with reduced components. IEEE Trans. Ind. Electron. 63(11), 7148-7156 (2016) https://doi.org/10.1109/TIE.2016.2520913
  20. Najafi, E., Yatim, A.H.M.: Design and implementation of a new multilevel inverter topology. IEEE Trans. Ind. Electron. 59(11), 4148-4154 (2012) https://doi.org/10.1109/TIE.2011.2176691
  21. Hinago, Y., Koizumi, H. A single phase multilevel inverter using switched series/parallel dc voltage sources. In: IEEE Energy Conversion Congress and Exposition, pp. 1962-1967, (2009)
  22. Sandeep, N., Yaragatti, U.R.: A switched-capacitor-based multilevel inverter topology with reduced components. IEEE Trans. Power Electron. 33(7), 5538-5542 (2018) https://doi.org/10.1109/tpel.2017.2779822
  23. Samsami, H., Taheri, A., Samanbakhsh, R.: New bidirectional multilevel inverter topology with staircase cascading for symmetric and asymmetric structures. IET Power Electron. 10(11), 1315-1323 (2017) https://doi.org/10.1049/iet-pel.2016.0956
  24. Gorgani, A., Elbuluk, M., Sozer, Y., Rub, H.A.: Quasi-z-source-based multilevel inverter for single phase pv applications. IEEE Energy Conv. Congr. Expos. 2016, 1-7 (2016)
  25. Uthirasamy, R., Ragupathy, U.S., Chinnaiyan, V.K.: Structure of boost dc-link cascaded multilevel inverter for uninterrupted power supply applications. IET Power Electron. 8(11), 2085-2096 (2015) https://doi.org/10.1049/iet-pel.2014.0746
  26. Uthirasamy, R., Chinnaiyan, V.K., Ragupathy, U.S., Karpagam, J.: Investigation on three-phase seven-level cascaded dc-link converter using carrier level shifted modulation schemes for solar pv system applications. IET Renew. Power Gener. 12(4), 439-449 (2017) https://doi.org/10.1049/iet-rpg.2017.0360
  27. Vemuganti, H.P., Sreenivasarao, D., Kumar, G.S.: Zero-sequence voltage injected fault tolerant scheme for multiple open circuit faults in reduced switch count-based mldcl inverter. IET Power Electron. 11(8), 1351-1364 (2018) https://doi.org/10.1049/iet-pel.2017.0472
  28. Abdalla, I., Zhang, L., Corda, J. Generalized integration duty cycle conversion pulse-width modulation (ipwm) algorithm for multilevel-pv dc-link inverter. In: Proceedings of 14th IEEE European Conference on Power Electronics and Applications 2011, pp. 1-10 (2011)
  29. Shen, K., Zhao, D., Mei, J., Tolbert, L.M., Wang, J., Ban, M., Ji, Y., Cai, X.: Elimination of harmonics in a modular multilevel converter using p swarm optimization-based staircase modulation strategy. IEEE Trans. Ind. Electron. 61(10), 5311-5322 (2014) https://doi.org/10.1109/TIE.2013.2297301
  30. Taghizadeh, H., Hagh, M.T.: Harmonic elimination of cascade multilevel inverters with nonequal dc sources using p swarm optimization. IEEE Trans. Ind. Electron. 57(11), 3678-3684 (2010) https://doi.org/10.1109/TIE.2010.2041736
  31. Maia, H.Z., Mateus, T.H., Ozpineci, B., Tolbert, L.M., Pinto, J.O., et al.: Adaptive selective harmonic minimization based on anns for cascade multilevel inverters with varying dc sources. IEEE Trans. Ind. Electron. 60(5), 1955-1962 (2013) https://doi.org/10.1109/TIE.2012.2224072
  32. Kavousi, A., Vahidi, B., Salehi, R., Bakhshizadeh, M.K., Farokhnia, N., Fathi, S.H.: Application of the bee algorithm for selective harmonic elimination strategy in multilevel inverters. IEEE Trans. Power Electron. 27(4), 1689-1696 (2012) https://doi.org/10.1109/TPEL.2011.2166124