KIPS Transactions on Computer and Communication Systems (정보처리학회논문지:컴퓨터 및 통신 시스템)

Korea Information Processing Society (한국정보처리학회)
권호 표지
DOI QR코드

DOI QR Code

Design of Optimized ARIA Crypto-Processor Using Composite Field S-Box

합성체 S-Box 기반 최적의 ARIA 암호프로세서 설계

  • 강민섭 (안양대학교 컴퓨터공학과)
  • Received : 2019.06.18
  • Accepted : 2019.07.17
  • Published : 2019.11.30
Download PDF
⟨ Previous Next ⟩

Abstract

Conventional ARIA algorithm which is used LUT based-S-Box is fast the processing speed. However, the algorithm is hard to applied to small portable devices. This paper proposes the hardware design of optimized ARIA crypto-processor based on the modified composite field S-Box in order to decrease its hardware area. The Key scheduling in ARIA algorithm, both diffusion and substitution layers are repeatedly used in each round function. In this approach, an advanced key scheduling method is also presented of which two functions are merged into only one function for reducing hardware overhead in scheduling process. The designed ARIA crypto-processor is described in Verilog-HDL, and then a logic synthesis is also performed by using Xilinx ISE 14.7 tool with target the Xilnx FPGA XC3S1500 device. In order to verify the function of the crypto-processor, both logic and timing simulation are also performed by using simulator called ModelSim 10.4a.

LUT 기반의 S-Box를 사용하는 기존의 ARIA 알고리듬은 처리속도는 빠르지만 회로의 크기가 매우 커지게 되어 저면적이 요구되는 소형의 휴대용 기기에는 적용하기 어렵다. 본 논문에서는 하드웨어 면적의 감소를 위해 개선된 합성체 S-Box를 기반으로 한 최적의 ARIA 암호프로세서 설계를 제안한다. ARIA 알고리듬에서의 키 스케쥴링 과정에서 확산 및 치환 계층에서 반복적으로 사용한다. 여기에서는 또한, 키 스케쥴링 과정에서의 사용 면적을 최소화하는 방안으로 치환과 확산 계층에서 하드웨어 자원의 공유 방법을 제안한다. 설계된 ARIA 암호프로세서는 Verilog-HDL을 이용하여 회로를 기술하였고, Xilinx XC3S1500을 타겟으로 하여 논리 합성을 수행하였다. 설계된 시스템의 기능 검증을 위해 Mentor사의 Modelsim 10.4a 툴을 이용하여 논리 및 타이밍 시뮬레이션을 수행하였다.

Keywords

References

  1. ARIA Algorithm Specification, May 2004 [Internet], http://www.nsri.re.kr/ARIA/doc/ARIA-specification.pdf.
  2. M. S. Kang, "Design of a High-speed FPGA-Based ARIA Cipher Processor," Journal of Security Engineering, Vol.11, No.3, pp.195-206, 2014. https://doi.org/10.14257/jse.2014.06.01
  3. R. J. Robles and T. H. Kim, "Applying Asymmetric Key Encryption to Secure Internet based SCADA," International Journal of Internet, Broadcasting and Communication, Vol.4, No.2, pp.17-21, 2012. https://doi.org/10.7236/IJIBC.2012.4.2.17
  4. S. Kumar, V. K. Sharma, and K. K. Mahapatra, "Low latency VLSI architecture of S-box for AES encryption," International Conf. on Circuits, Power and Computing Technologies (ICCPCT), Mar. 2013.
  5. Edwin NC Mui, "Practical Implementation of Rijndael S-Box Using Combinational Logic," Custom R&D Engineer Texco Enterprise Pvt. Ltd, 2007.
  6. Y. G. You, S. Y. Kim, Y. D. Kim, and J. S. Park, "Low Power Cryptographic Design based on Circuit Size Reduction," Journal of the Korea Contents Association, Vol.11, No.2, pp.92-99, 2007.
  7. J. S. Park, Y. S. Yun, Y. D. Kim, S. W. Yang, T. J. Chang, and Y. G. You, "Design and Implementation of ARIA Cryptic Algorithm," The Institute of Electronics Engineers of Korea - Semiconductor and Devices, Vol.42, No.4, pp.29-36, 2005.
  8. Y. H. Song, Y. S. Shin, and J. W. Chang, "Design and Implementation of HDFS Data Encryption Scheme Using ARIA Algorithms on Hadoop," KIPS Transactions on Computer and Communication Systems, Vol.5, No.2, pp.33-40, Feb. 2016. https://doi.org/10.3745/KTCCS.2016.5.2.33
  9. F. Ahmad and Y. C. Jung, "Per-transaction Shared Key Scheme to Improve Security on Smart Payment System," Vol.8, No.1, pp.7-18, 2016. https://doi.org/10.7236/IJIBC2016.8.1.7
  10. NSRI, ARIA Test Vectors, 2004.
  11. S. J. Ha, and C. H. Lee, "Design of High Speed Encryption/ Decryption Hardware for Block Cipher ARIA," The Transactions of The Korean Institute of Electrical Engineers, Vol.57, No.9, pp.1652-1659, 2008.