DOI QR코드

DOI QR Code

Comparison of Capacitor Voltage Balancing Methods for 1GW MMC-HVDC Based on Real-Time Digital Simulator and Physical Control Systems

  • Lee, Jun-Min (Department of Electrical Engineering, Pusan National University) ;
  • Park, Jung-Woo (Korea Electrotechnology Research Institute) ;
  • Kang, Dae-Wook (Korea Electrotechnology Research Institute) ;
  • Lee, Jong-Pil (Korea Electrotechnology Research Institute) ;
  • Yoo, Dong-Wook (Korea Electrotechnology Research Institute) ;
  • Lee, Jang-Myung (Department of Electrical Engineering, Pusan National University)
  • 투고 : 2018.12.14
  • 심사 : 2019.05.29
  • 발행 : 2019.09.20

초록

Modular Multilevel Converter (MMC)-based HVDC power transmission using a real-time simulator is one of the key technologies in power electronics research. This paper introduces the design methodology of a physical MMC-HVDC control system based on a Field-Programmable Gate Array (FPGA), which has the advantage of high-speed parallel operation, and validates the accuracy of MMC-HVDC control when operated with a Real-Time Digital Simulator (RTDS). Finally, this paper compares and analyzes the characteristics of capacitor voltage balancing methods such as Nearest Level Control (NLC), NLC with a reduced switching frequency, and tolerance band modulation implemented on physical control system.

키워드

참고문헌

  1. B. Gemmell, J. Dorn, D. Retzmann, and D. Soerangr, "Prospects of multi-level VSC technologies for power transmission," in Proc. IEEE Transmiss. Distrib. Conf. Exp., Milpitas, pp. 1-16, Apr. 2008.
  2. B. R. Andersen, L. Xu, and K. T. G. Wong, "Topologies for VSC transmission," in Proc. 7th Int. Conf. AC-DC Power Transmiss., pp. 298-304, Nov. 2001.
  3. T. Liang and V. Dinavahi, “Real-Time Device-Level Simulation of MMC-Based MVDC Traction Power System on MPSoC,” IEEE Trans. Transportation Electrification, Vol. 4, No. 2, pp. 626-641, Jun. 2018. https://doi.org/10.1109/TTE.2018.2823059
  4. K. Oguma and H. Akagi, “Low-Voltage-Ride-Through (LVRT) Control of an HVDC Transmission System Using Two Modular Multilevel DSCC Converters,” IEEE Trans. Power Electronics., Vol. 32, No. 8, pp. 5931-5942, Oct. 2017. https://doi.org/10.1109/TPEL.2016.2615048
  5. S. Ji, F. Wang, L. M. Tolbert, T. Lu, Z. Zhao, and H. Yu, “An FPGA-Based Voltage Balancing Control for Multi- HV-IGBTs in Series Connection,” IEEE Trans. Industry Applications., Vol. 54, No. 5, pp. 4640-4649, May. 2018. https://doi.org/10.1109/TIA.2018.2836936
  6. A. Beddard, M. Barnes, and R. Preece, “Comparison of Detailed Modeling Techniques for MMC Employed on VSC-HVDC Schemes,” IEEE Trans. Power Delivery., Vol. 30, No. 2, pp. 579-589, Jun. 2011.
  7. Y. Tang, L. Ran, O. Alatise, and P. Mawby, “A Model Assisted Testing Scheme for Modular Multilevel Converter,” IEEE Trans. Power Electronics., Vol. 31, No. 1, pp. 165-176, Mar. 2016.
  8. Q. Tu, Z. Xu, Y. Chang, and L. Guan, “Suppressing DC Voltage Ripples of MMC-HVDC Under Unbalanced Grid Conditions,” IEEE Trans. Power Delivery., Vol. 27, No. 3, pp. 1332-1338, Jun. 2012. https://doi.org/10.1109/TPWRD.2012.2196804
  9. A. Antonopoulos, L. Angquist, and H. Nee, "On dynamics and voltage control of the Modular Multilevel Converter," in Proc. 13th European Conf. Power Electronics and Applications, Oct. 2009.
  10. Q. Tu and Z. Xu, “Impact of Sampling Frequency on Harmonic Distortion for Modular Multilevel Converter,” IEEE Trans. Power Delivery., Vol. 26, No. 1, pp. 298-306, Jan. 2011.
  11. H. Saad, T. Ould-Bachir, J. Mahseredjian, C. Dufour, S. Dennetière, and S. Nguefeu, “Real-Time Simulation of MMCs Using CPU and FPGA,” IEEE Trans. Power Electronics., Vol. 30, No. 1, pp. 259-267, Jan. 2015. https://doi.org/10.1109/TPEL.2013.2282600
  12. J.P. David and E. Bergeron, "A step towards intelligent translation from high-level design to RTL," in 4th IEEE International Workshop on System-on-Chip for Real-Time Applications, pp. 183-188, 2004.
  13. T. Umeda and S. Oya, "Performance Comparison of Open-Source Parallel Sorting with OpenMP," in Proc. CANDAR, pp. 334-340, 2015.
  14. M. Ashourloo, R. Mirzahosseini, and R. Iravani, “Enhanced Model and Real-Time Simulation Architecture for Modular Multilevel Converter,” IEEE Trans. Power Delivery., Vol. 33, No. 1, pp. 466-476, Feb. 2018. https://doi.org/10.1109/TPWRD.2017.2723540
  15. H. A. Pereira, A. F. Cupertino, L. S. Xavier, A. Sangwongwanich, L. Mathe, M. Bongiorno, and R. Teodorescu, "Capacitor voltage balance performance comparison of MMC-STATCOM using NLC and PSPWM strategies during negative sequence current injection," in Proc. EPE'16 ECCE Europe, pp. 1-9, 2016.
  16. M. Rejas, L. Mathe, P. D. Burlacu, H. Pereira, A. Sangwongwanich, M. Bongiorno, and R. Teodorescu, "Performance comparison of phase shifted PWM and sorting method for modular multilevel converters," in Proc. EPE'15 ECCE-Europe, pp. 1-10, 2015.
  17. A. Hassanpoor, L. Angquist, S. Norrga, K. Ilves, and H. P. Nee, "Tolerance Band Modulation Methods for Modular Multilevel Converters," IEEE Trans. Power Delivery., Vol. 25, No. 4, pp. 2903-2912, Oct. 2010. https://doi.org/10.1109/TPWRD.2010.2050787
  18. Q. Tu, Z. Xu, and L. Xu, “Reduced Switching-Frequency Modulation and Circulating Current Suppression for Modular Multilevel Converters,” IEEE Trans. Power Delivery., Vol. 26, No. 3, pp. 2009-2017, Apr. 2011.
  19. M. Saeedifard and R. Iravani, “Dynamic Performance of a Modular Multilevel Back-to-Back HVDC System,” IEEE Trans. Power Electronics., Vol. 30, No. 1, pp. 311-326, Jan. 2015. https://doi.org/10.1109/TPEL.2014.2305114
  20. J. W. Moon, J. W. Park, D. W. Kang, and J. M. Kim, “A Control Method of HVDC-Modular Multilevel Converter Based on Arm Current Under the Unbalanced Voltage Condition,” IEEE Trans. Power Delivery., Vol. 30, No. 2, pp. 529-536, Apr. 2015. https://doi.org/10.1109/TPWRD.2014.2342229