DOI QR코드

DOI QR Code

레이더 신호 탐지용 디지털수신기 개발

Development of a Digital Receiver for Detecting Radar Signals

  • 차민연 (LIG넥스원(주) 전자전연구소) ;
  • 최혁재 (LIG넥스원(주) 전자전연구소) ;
  • 김성훈 (LIG넥스원(주) 전자전연구소) ;
  • 문병진 (LIG넥스원(주) 전자전연구소) ;
  • 김재윤 (LIG넥스원(주) 전자전연구소) ;
  • 이종현 (LIG넥스원(주) 전자전연구소)
  • 투고 : 2019.01.30
  • 심사 : 2019.05.03
  • 발행 : 2019.06.05

초록

Electronic warfare systems are needed to be advantageous in the modern war. Many radar threat signals with various frequency spectrums and complicated techniques exist. For detecting the threats, a receiver with wide and narrow-band digital processing is needed. To process a wide-band searching mode, a polyphase filter bank has become the architecture of choice to efficiently detect threats. A polyphase N-path filter aligns the re-sampled time series in each path, and a discrete Fourier transform aligns phase and separates the sub-channel baseband aliases. Multiple threats and CW are detected or rejected when the signals are received in different sub-channels. And also, to process a narrow-band precision mode, a direct down converter is needed to reduce aliasing by using a decimation filter. These digital logics are designed in a FPGA. This paper shows how to design and develop a wide and narrow-band digital receiver that is capable to detect the threats.

키워드

GSGGBW_2019_v22n3_332_f0001.png 이미지

Fig. 1. Block diagram of the digital receiver

GSGGBW_2019_v22n3_332_f0002.png 이미지

Fig. 2. Buffering for 32-point sequences in the 32-stage polyphase filter bank

GSGGBW_2019_v22n3_332_f0003.png 이미지

Fig. 3. Spectral characteristics of sub-channels with different bandwidths

GSGGBW_2019_v22n3_332_f0004.png 이미지

Fig. 4. Block diagram of the FIR filter

GSGGBW_2019_v22n3_332_f0005.png 이미지

Fig. 5. Block diagram of the polyphase filter bank

GSGGBW_2019_v22n3_332_f0006.png 이미지

Fig. 6. I/Q signals of sub-band #1~#16 with 3 inputs

GSGGBW_2019_v22n3_332_f0007.png 이미지

Fig. 7. Specturm of Sub-band #1~16 with 3 inputs

GSGGBW_2019_v22n3_332_f0008.png 이미지

Fig. 8. Block diagram of the DDC

GSGGBW_2019_v22n3_332_f0009.png 이미지

Fig. 9. Frequency plan of the DDC

GSGGBW_2019_v22n3_332_f0010.png 이미지

Fig. 10. Flow chat of operation modes

GSGGBW_2019_v22n3_332_f0011.png 이미지

Fig. 11. Set-up of the digital receiver with an RF board

GSGGBW_2019_v22n3_332_f0012.png 이미지

Fig. 12. Instantaneous bandwidth of the wide-band

GSGGBW_2019_v22n3_332_f0013.png 이미지

Fig. 13. Measured pulse amplitude of the wide-band

GSGGBW_2019_v22n3_332_f0014.png 이미지

Fig. 14. Measured frequency of the wide-band

GSGGBW_2019_v22n3_332_f0015.png 이미지

Fig. 15. Measured pulse width of the wide-band

GSGGBW_2019_v22n3_332_f0016.png 이미지

Fig. 16. Instantaneous bandwidth of the narrow-band

GSGGBW_2019_v22n3_332_f0017.png 이미지

Fig. 17. Measured pulse amplitude of the narrow-band

GSGGBW_2019_v22n3_332_f0018.png 이미지

Fig. 18. Measured frequency of the narrow-band

GSGGBW_2019_v22n3_332_f0019.png 이미지

Fig. 19. Measured pulse width of the narrow-band

Table 1. Summary of measurements

GSGGBW_2019_v22n3_332_t0001.png 이미지

참고문헌

  1. J. Tsui and J. P. Stephens, Sr., "Digital Microwave Receiver Technology," Transactions Microwave Theory Technology, Vol. 50, pp. 699-705, March. 2002. https://doi.org/10.1109/22.989955
  2. Anthony E. Spezio, "Electronic Warfare Systems," 633-664, IEEE Transactions on Microwave Theory and Techniques, Vol. 50, No. 3, March, 2002. https://doi.org/10.1109/22.989948
  3. Naval Air Systems Command and Naval Air Warfare Center, "Electronic Warfare And Radar Systems Engineering Handbook," April, 1999.
  4. W. A. Mahmoud, A. K. Sharief, and F. D. Umara, "Radar Parameter Generation to Identify the Target," J. Engineering, Vol. 17, No. 1, pp. 173-185, Feb. 2011.
  5. Xilinx, "7 Series FPGAs Overview," July, 2013.
  6. Fredric J. Harris, Chris Dick, and Michael Rice, "Digital Receivers and Transmitters Using Polyphase Filter Banks for Wireless Communications," IEEE Transactions on Microwave Theory and Techniques, Vol. 51, No. 4, pp. 1395-1412, April, 2003. https://doi.org/10.1109/TMTT.2003.809176
  7. Xilinx, "Polyphase Filter Bank Channelizer," March, 2013.
  8. John G. Proakis, Dimitris G. Manolakis, "Digital Signal Processing," Prentice Hall, Third Edition, 1996.
  9. Joe Gerhardt and Saiyu Ren, "Digital Down Converter Optimization," IEEE 56th International Midwest Symposium on Circuits and Systems, pp. 1015-1018, Augst, 2013.
  10. Teledyne Microwave Solutions, "Digitising Receiver, DR068," February, 2016.